

Technical Reference Manual Rev. 3.02

P/N: 44414_sp5100_rpr_pub_3.02

© 2012 Advanced Micro Devices, Inc.

Trademarks

AMD, the AMD Arrow logo, Athlon, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.

Microsoft and Windows are registered trademarks of Microsoft Corporation.

PCI Express and PCIe are registered trademarks of PCI-SIG.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Disclaimer

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel, or otherwise, to any intellectual property rights are granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Table of Contents

1	Introduction	7
	1.1 About This Manual	7
	1.2 AMD SP5100 Block Diagram	8
	1.3 Register Reference Information	9
2	ACPI/SMBUS Controller (bus-0, dev-20, fun-0)	10
	2.1 Enabling Legacy Interrupt	10
	2.2 Unblocked SMI Command Port	10
	2.3 WakeIO Base Address	10
	2.4 C-State and VID/FID Change	10
	2.5 Enable C1e Stutter Timer and Limit Link Disconnect to < 20 ms	13
	2.6 MTC1e and FID VID Setting	14
	2.7 C1e Exit on Assertion of IDLE Exit# (for A15 Only)	14
	2.8 Support for Entering C1e on HALT# Message (for A15 Only)	14
	2.9 Enabling Non-Posted Memory Write	15
	2.10 Therm Trip Settings	15
	2.11 Sx State Settings	15
	2.12 Output Drive Strength Settings	16
	2.13 SUS_STAT# Enhancement	16
	2.14 Interrupt Routing/Filtering	16
	2.15 IO Trap Settings	17
	2.16 Enabling ACPI Registers	17
	2.17 Legacy DMA Prefetch Enhancement	
	2.18 USB Set BM_STS	18
	2.19 Enabling Spread Spectrum	
	2.20 PCIe [®] Native Mode	19
	2.21 Hardware Monitor	19
	2.22 Cir Interrupt Config	20
	2.23 SMBUS PCI Config	20
	2.24 IMC Access Control	20
	2.25 CPU Reset	21
	2.26 Disabling Legacy USB Fast SMI#	21
	2.27 SMBUS1 Programming Sequence	
	2.28 ACPI System Clock Setting	
	2.29 Integrated Pull-up and Pull-down Settings	
	2.30 Revision ID	23
	2.31 Alternate Pin for 14 MHz Clock Input	24
	2.32 Gevent5 as GPIO	
	2.33 SMBUS Block Write Filtering	
	2.34 SMBUS Sequence	25
	2.35 Software Clock Throttle Period	25
	2.36 Unconditional Shutdown	26

	2.37 Watchdog Timer Resolution	26
	2.38 Supporting IDLE_EXIT# from CPU	27
	2.39 Supporting HALT Message to Generate C1e	27
	2.40 LDT_PWRGD De-assertion with SLP_S3#	28
	2.41 Programmable Interrupt Controller Arbitration	28
	2.42 HPET MSI Setting	28
	2.43 SMAF Matching Setting	29
3	LPC Controller (bus-0, dev-20, fun-3)	30
	3.1 IO / Mem Decoding	30
	3.2 SPI Bus	30
4	A-Link Express Settings - Indirect I/O Access	31
	4.1 Defining AB_REG_BAR	31
	4.2 Clearing AB_INDX	31
	4.3 Enabling Upstream DMA Access	32
	4.4 IDE/PCIB Prefetch Settings	32
	4.5 OHCI Prefetch Settings	32
	4.6 B-Link Client's Credit Variable Settings for the Downstream Arbitration Equation	33
	4.7 Enabling Additional Address Bits Checking in Downstream Register Programming	33
	4.8 Set B-Link Prefetch Mode	33
	4.9 Enabling Detection of Upstream Interrupts	34
	4.10 Enabling Downstream Posted Transactions to Pass Non-Posted Transactions	34
	4.11 Programming Cycle Delay for AB and BIF Clock Gating	34
	4.12 Enabling AB and BIF Clock Gating	35
	4.13 Enabling AB Int_Arbiter Enhancement	35
	4.14 Enabling Requester ID	35
	4.15 Selecting the LPC FRAME# Assertion Timing on Power-up	35
	4.16 SMI IO Write	36
	4.17 Reset CPU on Sync Flood	36
	4.18 Enabling Posted Pass Non-Posted Downstream	36
	4.19 Enabling Posted Pass Non-Posted Upstream	37
	4.20 64 bit Non-Posted Memory Write Support	37
5	PCIB (PCI-bridge, bus-0, dev-20, fun-04)	38
	5.1 Enabling PCI-bridge Subtractive Decode	
	5.2 PCI-bridge Upstream Dual Address Window	
	5.3 PCI Bus 64-byte DMA Read Access	
	5.4 PCI Bus DMA Write Cacheline Alignment	
	5.5 Master Latency Timer	
	5.6 DMA Read Command Match	39
	5.7 Enabling Idle To Gnt# Check	
	5.8 GNT# Timing Adjustment	
	5.9 Enabling Fast Back to Back Retry	

	5.10 Enabling Lock Operation	40
	5.11 Enabling Additional Optional PCI Clock (PCICLK5)	41
	5.12 Enabling One-Prefetch-Channel Mode	41
	5.13 Disabling PCIB MSI Capability	41
	5.14 Adjusting CLKRUN#	42
_		
6	USB – OHCI & EHCI controllers (bus-0, dev-18/19	
20	0, fun-05)	
	6.1 Enabling/Disabling OHCI and EHCI Controllers	
	6.2 USB Device Support to Wake Up System from S3/S4 State	
	6.3 USB S4/S5 Wakeup or PHY Power Down Support	
	6.4 USB PHY Auto Calibration Setting	
	6.5 USB Reset Sequence	
	6.6 USB Advanced Sleep Control	
	6.7 USB 48 MHz Clock Source Settings	
	6.8 Adjusting USB 2.0 Ports Driving Strength	
	6.9 In and Out Data Packet FIFO Threshold	
	6.10 OHCI MSI Function Setting	
	6.11 EHCI Advance Asynchronous Enhancement	
	6.12 EHCI Advance PHY Power Savings	
	6.13 Enabling Fix for EHCI Controller Driver Yellow Sign Issue	48
	6.14 Enabling Fix to Cover the Corner Case S3 Wake Up Issue	
	6.15 EHCI Async Park Mode	48
	6.16 MSI Feature in USB 2.0 Controller	48
	6.17 EHCI Dynamic Clock Gating Feature	49
	6.18 USB 1.1 ISO OUT Devices/Speaker Noise	49
	6.19 USB Controller DMA Read Delay Tolerant	49
	6.20 Async Park Mode	50
	6.21 Resume Reset Timing	50
	6.22 Disable Async QH Cache	50
	6.23 Advance Async Enhancement	51
	6.24 USB Periodic Cache Setting	51
	6.25 USB PID_ERROR_CHECKING	
7	CATA: dou 47 frue 0	52
7	- ,	
	7.1 Enabling SATA	
	7.2 SATA Initialization	
	7.3 Disabling SATA	
	7.4 Disabling Unused SATA Ports	
	7.5 SATA Subclass Programming Sequence	
	7.6 SATA PHY Programming Sequence	
	7.7 SATA Identification Programming Sequence for IDE Mode	
	7.7.1 SATA Drive Detection	
	7.8 Restoring SATA Registers after S3 Resume State	59

	7.9 Internal and External SATA Ports Indication Registers	60
	7.10 Aggressive Link Power Management	60
	7.11 SATA MSI and D3 Power State Capability	61
	7.11.1 SATA MSI Settings	
	7.11.2 D3 Power State Settings	
	7.11.3 Capability Pointer Settings	
	7.12 Disabling CCC (Command Completion Coalescing) Support	62
8	LPC (bus-0, dev-20, fun-03)	63
	8.1 Enabling/Disabling LPC Controller	
	8.2 Parallel Port ECP Mode Support	63
9	IDE Controller (bus-0, dev-20, fun-01)	64
	9.1 Disable Second IDE MSI Capability	
	9.2 Enable IDE Data Bus DD7 Pull-Down Resistor	
10	HD Audio (bus-0, dev-20, fun-02)	65
	10.1 Enabling/Disabling HD Audio	
	10.2 HD Audio Interrupt Routing Table	
	10.3 Audio Port Configuration	
Αp	pendix A: Sample Codes for BIOS Workarounds	67
	A1. Sample Code for SP5100 Erratum #11: "Enabling EHCI Dynamic Clock Gating May	
	Cause Bug Code 0xFE System Error"	
	A2. Sample Code for SP5100 Erratum #23: "USB Wake on Connect/Disconnect with Love	W
	Speed Devices"	70
Δn	pendix B: Revision History	72

1 Introduction

1.1 About This Manual

This document lists the register settings required for the proper operation of the AMD SP5100 (previously referred to as SB700S). Current sampling of AMD SP5100 is with silicon revision A14 and A15, with the latter being the production part. This document covers settings for prior revision A12 (used exclusively for SB7xx products) as a reference since the SP5100 CIMx is shared between SP5100 and SB7xx. CIMx is a software module that helps OEMs to quickly integrate SP5100 support in their products. References to register settings for revision A12 apply only to SB7xx products. References to register settings for Revision A14, A14 and above, A15, or All Revs apply to SP5100.

Most of the register settings are mandatory and should be implemented as described in this document. The document will be updated periodically with new or revised settings that are determined during the qualification of the SP5100. Please refer to the latest updated document on the AMD NDA website.

This document should be used in conjunction with the related *AMD SP5100 BIOS Developer's Guide* and the *AMD SP5100 Register Reference Guide*.

Note: In this document, changes/additions from the previous release are highlighted in red. Refer to Appendix B: Revision History at the end of this document for a detailed revision history.

1.2 AMD SP5100 Block Diagram

This section contains a block diagram for the SP5100. *Figure 1* below shows the SP5100 internal PCI devices and major functional blocks.




Figure 1 SP5100 Internal PCI Devices and Major Functional Blocks

1.3 Register Reference Information

Tables within this document contain information showing the applicable revision, recommended settings, and comments associated with the register. Consider the following example:

ASIC	ASIC Rev Register Settings			Function/Comment					
= 1		Recommended Delay for S3/S4/S5 resume sequence							
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
									the sections check-marked in
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	IOAPIC			the SP5100 Register
		X							Reference Guide.

- ASIC Rev → All Revs SP5100 = Applicable to all revisions of the SP5100
- ASIC Rev → SP5100 A14 and above = Applicable to revisions A14 and A15 of the SP5100
- ASIC Rev → SP5100 A14 = Applicable to revision A14 of the SP5100
- ASIC Rev → SP5100 A12 = Not applicable, included for reference only (see section 1.1 "About this Manual")
- Register Settings → Recommended register setting with the register name.

For more detailed information about the registers found within this document refer to the *AMD SP5100 Register Reference Guide*. The applicable sections in the register reference guide where the information can be found are marked with "x" in the tables in this document.

2 ACPI/SMBUS Controller (bus-0, dev-20, fun-0)

2.1 Enabling Legacy Interrupt

ASIC	ASIC Rev Register Settings					Func	tion/Comment		
All Revs SP5100 Smbus_PCI_config 0x62 [2] = 1			This bit enables legacy interrupt.						
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
		Х	4 1 11117						the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	ΧI	OAPIC			in the SP5100 Register Reference Guide
									Note: Cities Guide

2.2 Unblocked SMI Command Port

ASIC Rev Register Settings				Function/Comment					
		Set the bit to 0 to disable unblocked smi delivery from smi command port so that smi from smi command port is gated by EOS bit too.							
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
		х							the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register
									Reference Guide

2.3 WakelO Base Address

ASIC	Rev	Register Settings				Function/Comment			
All Revs SP5100		Smbus_PCI_config 0xF4 [15:0]			state prog SP5 prog	This register is the I/O base address used to generate the C-state wake event by the processor. The BIOS should program this register with the I/O base address for the SP5100. The base address in the CPU should also be programmed. The CPU can use it to generate an I/O write to the SB to wake the system from the C-state.			
SATA	USB	SMBUS	PATA	AC97	HD AU	OIO	LPC	PCI	For register details refer to
		х							the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAP	IC			in the SP5100 Register
									Reference Guide

2.4 C-State and VID/FID Change

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	BIOS should not report ARB_DIS to OS if C3 pop-up is enabled.	With C3 pop-up, ARB_DIS should not be set or cleared by software.
	PM_IO 0x9A [5] = 1	For system with dual core CPU, set this bit to 1 to automatically clear BM_STS when the C3 state is being initiated.

© 2012 Advanced Micro Devices, Inc.

ACPI/SMBUS Controller (bus-0, dev-20, fun-0)

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	PM_IO 0x9A [4] = 1	For system with dual core CPU, set this bit to 1 and BM_STS will cause C3 to wakeup regardless of BM_RLD.
All Revs SP5100	PM_IO 0x8F [5] = 1	Ignores BM_STS_SET message from NB
All Revs SP5100 + RS4x0 ASIC family of NB	PM_IO 0x8F [4] = 1	The SB will monitor BmReq# for C3 pop-up. The SB will de-assert LDTSTP# when BmReq# is active.
All Revs SP5100 + RS690 ASIC family of NB	PM_IO 0x8F [4] = 0	The SB will not monitor BmReq# for C3 pop-up. The SB will de-assert LDTSTP# when AllowLdtStop is not active. BmReq# activity is combined on AllowLdtStop in the RS690 ASIC family of NB.

Stutter time: The following setting is for Stutter time (minimum time LDTSTP# is asserted before entering C3 state). There are two settings that apply to different cases as listed below.

Case 1:

The following registers should be programmed only when Platform BIOS detects the CPUs listed below:

• Family 10h with LS2 mode capability enabled:

Model=(8|9) && Stepping >= 1 || Model Ah OR for any CPU that has the HT link speed set to 200 MHz.

• Family 15h with LS2 mode capability enabled:

Model= (00-0Fh) && C32r1 package || Model= (00-0Fh) && G34r1 package

Case 2:

Any CPU that does not meet the requirements set in Case 1.

All Revs SP5100	PM_IO 0x8B = 0x0A	Case 1: StutterTime = 0x0A for minimum LDTSTP# assertion duration of 10 us in C3.				
	PM_IO 0x8B = 0x01	Case 2: StutterTime = 01h for minimum LDTSTP# assertion duration of 1us in C3.				
All Revs SP5100	PM_IO 0x8A = 0x90	Bit[7] - Enable Stutter Mode for C3 Bits[6:4] - VidFidTime = 001b for LDTSTP# assertion duration of 2us in VID/FID change.				
All Revs SP5100	PM_IO 0x89 = 0x10	This provides 16us delay before the assertion of LDTSTP# when C3 is entered. The delay will allow USB DMA to go on in a continuous manner.				
All Revs SP5100	PM_IO 0x88 = 0x10	LdtStartTime = 10h for minimum LDTSTP# de-assertion duration of 16us in StutterMode. This is to guarantee that the HT link has been safely reconnected before it can be disconnected again. If C3 pop-up is enabled, the 16us also serves as the minimum idle time before LDTSTP# can be asserted again. This allows DMA to finish before the HT link is disconnected.				
The following two r	registers should be programmed only if the fo	ollowing is true:				
MTC1E is enabled	but FID/VID is not enabled or MTC1E is en	abled but FID/VID is not enabled				
All Revs SP5100	PM_IO 0x9A [2] = 1	Enables pop-up for C3 For internal bus mastering or BmReq# from the NB, the SB will de-assert LDTSTP# (pop-up) to allow DMA traffic, then assert LDTSTP# again after some idle time.				
	PM_IO 0x7C [0] = 1	Set this bit to 1 to allow wakeup from C3 if break event happens before LDTSTOP# assertion.				

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	PM_IO 0x7C [1] = 1	Set this bit to 1 to allow pop-up request being latched during the minimum LDTSTP# assertion time. Pop-up will happen thereafter even if the request has gone.
All Revs SP5100	PM_IO 0x61 [2] = 0	This bit should be cleared to 0 if C3 pop-up is enabled. If this bit is set to 1, the BmReq# input or internal bus mastering will set BM_STS.
All Revs SP5100	PM_IO 0x42 [2] = 0	If this bit is set to 1, the SB will convert C2 into C3, i.e. LVL2 read is treated the same as LVL3 read by hardware. This feature needs to be turned off because of the following reason. Some USB applications require continuous DMA transfer and are very sensitive to C3. The SB is configured to allow USB to set BM_STS and cause immediate exit from C3. When BM_STS is set the OS will issue C2 instead of C3. If C2 is converted into C3, the exit will not happen until the next interrupt because the OS does not set BM_RLD before issuing C2 and BM_STS is not considered a break event. Setting PM_IO 0x9A [4] = 1 can guarantee immediate exit in this case. But then the C2 to C3 conversion does not offer any power saving benefit. The feature is pending for future exploration.

Note: C3 pop-up is recommended for all systems.

Quick reference: Settings for dual-core system:

 $PM_IO 0x9A [5] = 1$

 $PM_IO 0x9A [4] = 1$

PM_IO 0x9A [2] = 1 (default)

PM_IO 0x8F [5] = 1 (default)

PM_IO 0x8F [4] = (1 for SP5100 + RS4x0 NB; 0 for SP5100 + RS690 NB)

 $PM_IO 0x8B = 0x01 (default)$

 $PM_IO 0x8A = 0x90 (default)$

 $PM_IO 0x88 = 0x06 (default)$

 $PM_IO 0x7C [0] = 1 (default)$

PM_IO 0x7C [1] = 1 (default)

PM_IO 0x61 [2] = 0 (default)

PM_IO 0x42 [2] = 0 (default)

Quick reference: Settings for single-core system:

 $PM_IO 0x9A [5] = 0$

 $PM_IO 0x9A [4] = 0$

PM_IO 0x9A [2] = 1 (default)

PM_IO 0x8F [5] = 1 (default)

PM_IO 0x8F [4] = (1 for SP5100 + RS4x0 NB; 0 for SP5100 + RS690 NB)

 $PM_IO 0x8B = 0x01 (default)$

PM_IO 0x8A = 0x90 (default)

 $PM_IO 0x88 = 0x06 (default)$

PM_IO 0x7C [0] = 1 (default)

 $PM_IO 0x7C [1] = 1 (default)$

PM_IO 0x61 [2] = 0 (default)

PM_IO 0x42 [2] = 0 (default)

	SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
									the sections check-marked
	RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
ı			Х						Reference Guide

2.5 Enable C1e Stutter Timer and Limit Link Disconnect to < 20 ms

ASIC Rev Register Settings Function/Comment	
---	--

Stutter timer settings

The following settings will program the stutter timer settings. There are two different values that need to be applied based on the condition listed below.

Case 1

The following registers should be programmed only when Platform BIOS detects the CPUs listed below:

• Family 10h with LS2 mode capability enabled:

Model=6 && Stepping=2 II Model=(415|6) && Stepping >=3 || Model=(8|9) && Stepping >= 1 || Model Ah

Case 2

Any CPU that does NOT meet the requirement in Case 1

SP5100 Rev A14 and above	PM_IO 0xCB [5] =1	AutoStutterTimerEn. Set to 1 to enable.						
	PM_IO_0XCB[6] =1	Auto Stutter Timer time base select. 1 = millisecond 0 = 2 microseconds (set to 1 to select millisecond increments)						
	SMBUS PCI config 0x5C[7] = 1	Monitor C3 state if set to 1.						
	Case 1							
	SMBUS PCI config 0x5C[22:16] = 14h	This register defines the timer value to trigger in 1 millisecond increments. (Set to 20 ms)						
	Case 2							
	SMBUS PCI config 0x5C[22:16] = 10h	This register defines the timer value to trigger in 1 millisecond increments. (Set to 16 ms)						

SMBUS PCI config 0x5C should be restored after resume from S3 and S4.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details, refer to
		х						the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register Reference Guide.
		Х						

This part of logic borrows another function within SB to automatically stutter the C1e state when LDTSTOP# has been asserted continuously for a period of time defined by SmartVolt time. Originally this logic was for monitoring system activity, by setting AutoStutterTimerEn PMIO_CB[5], this logic becomes a timer to stutter the C1e.

2.6 MTC1e and FID VID Setting

ASIC	ASIC Rev Register Settings						Function/Comment				
The following registers should be programmed only if FIDVID is enabled in conjunction with MTC1e											
SP5100 A	II Revs	PM_IO 0x9A [[2] = 0	= 0			K8CpopUp is disabled				
		PM_IO 0x7C		EnableBreak is disabled							
SATA	USB	SB SMBUS PATA AC97 HD			AUDIO	LPC	PCI	For register details refer to			
									the sections check-marked		
RTC	ACPI	PM_REG	A-LINK	I/O REG	O REG XI				in the SP5100 Register		
		X	-						Reference Guide.		

2.7 C1e Exit on Assertion of IDLE Exit# (for A15 Only)

ASIC Rev		Register Set	tings		Function/Comment								
0 0	The following registers should be programmed to support the C1e exit when Sp5100 IDLE_EXIT# is connected to BM_REQ# as break event												
SP5100 rev A15.	SMBUS PCI	0x64[5]=1			Enable B	MREQ#	pin to t	he C state logic					
	PMIO_61[2]=	=1			Monitor B	M_STS	pin from	m NB and BM from SB					
	PMIO_9A[4]		BM_STS	cause S	SB to wa	akeup from C3							
	PMIO_9A[5]=		Clear BM	_STS w	hen sys	stem enters C3							
	SMBUS PCI	SMBUS PCI 0x64[4]=0					E IDLE EVITUA ADMANTA						
	SMBUS PCI	SMBUS PCI 0x64[5]=1					Force IDLE_EXIT# to set BM_STS and wakes from C3.						
SMBUS PCI conf	g 0x64 should	be restored	after resume	from	S3 and S4	4.							
SATA USB	SMBUS	PATA	AC97										
RTC ACPI	PM REG	A-LINK	I/O REG	X	the sections check-marker in the SP5100 Register								
NIO AOII	X	A EINIX	I/O IVEO		Reference Guide.			<u> </u>					

2.8 Support for Entering C1e on HALT# Message (for A15 Only)

ASIC	Rev			Function/Comment								
The following registers should be programmed to support the CE1e with HALT# message.												
SP5100 rev A15. PMIO_BB[7]=1					Count HALT number and go into C3 automatically							
PMIO_C9[4]=1						Monitor number of HALT messages						
		PMIO_C9[3:0	0]=1			number of HALTS to enter C1e						
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to			
		x							the sections check-marked			
RTC	ACPI	PM_REG	A-LINK	I/O REG	I/O REG X				in the SP5100 Register			
		Х							Reference Guide.			

2.9 Enabling Non-Posted Memory Write

ASIC Rev	F	Register Sett	ings		Function/Comment								
All Revs SP5100	AXINDC:0x10	[9] = 1		Enables	Enables non-posted memory write.								
Programming Se	Programming Sequence:												
OUT AB_INDX, OUT AB_DATA, OUT AB_INDX, IN AB_DATA, OR TMP, OUT AB_DATA,	0x00000010 0x00000034 TMP 0x00000200	// Wri // Load // Read // Set	 te 0x10 to d AB_INDX d PCIE_CTI bit 9	with point AX_INDXC with point register NP_MEM_WRIT	er to A	- AX_DAT	AC						
SATA USB	SMBUS												
RTC ACPI	PM REG	A-LINK X	I/O REG	XIOAPIC			the sections check-marked in the SP5100 Register Reference Guide						

2.10 Therm Trip Settings

ASIC Rev Register Settings							Func	tion/Comment		
All Revs S	P5100						0 = Disable the ThermTrip function on GEvent#2 pin. 1 = Enable the ThermTrip function on GEvent#2 pin.			
		PM_IO 0x55 [0	. ,			With this bit set to 1, the ThermTrip function once activated will shutdown the system.				
		PM_IO 0x67 [6		These two bits are used to set the polarity of the ThermTrip and the TempCaut signals. Default = 00 (this means that the signals are active low).						
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
									the sections check-marked	
RTC	10 11011 11111111 11111111			XI	OAPIC			in the SP5100 Register		
		X							Reference Guide	

2.11 Sx State Settings

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	PM_IO 0x65 [7] = 0 (default)	Use 8us clock for delays in the S-state resume timing sequence.
	PM_IO 0x68 [2] = 1 (default)	Delay the APIC interrupt to the CPU until the system has fully resumed from the S-state.

Note: These 2 registers need to be set correctly for the S-state to work properly. Otherwise the system may hang during resume from the S-state.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
		Х						Reference Guide

2.12 Output Drive Strength Settings

ASIC	ASIC Rev Register Settings					Function/Comment				
All Revs S		Smbus_PCI_c Setting TBD	onfig 0xC0 [á	29:0]	Refer to SMBUS	These register bits configure the drive strength of each individual bus. Refer to the AMD SP5100 Register Reference Guide, SMBUS section describing the PCI config C0h for the recommended driving strength values.				
Note: For	Note: For more detail please refer to the AMD SP5100 Regist						9.			
SATA	ATA USB SMBUS PATA AC97 HE				HD AUDIO	LPC	PCI	For register details refer to		
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC	OAPIC		the sections check-marked in the SP5100 Register		

2.13 SUS_STAT# Enhancement

	ASIC	Rev	F	Register Sett	ings				Func	tion/Comment
F	All Revs S	SP5100	PM_IO 0x7C[5]				0 = Disab If enabled	le SUS_ I SUS_S	STAT#	enhancement. enhancement. assertion will be extended until umed from the S3/4/5 state.
		te: This is a precautionary measure to suppress a glitch on able it only if the NB requires.						n for sor	me early	y NB revisions on the P4 platform.
	SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to the sections check-marked

XIOAPIC

I/O REG

2.14 Interrupt Routing/Filtering

PM REG

A-LINK

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	Smbus_PCI_config 0x62 [1:0]	The filtering for IRQ1 and IRQ12 should be enabled only when USB legacy support is enabled in internal USB host controller side.
	Smbus_PCI_config 0x67 [7]	The bit should be set to 1 only when USB legacy support is enabled in internal USB host controller side By setting to 1 IRQ1/IRQ12 to PIC and IoApic controller comes from USB legacy block.
	Smbus_PCI_config 0x64 [13] = 1	Delay back to back interrupts to the CPU. The hardware will delay an interrupt for approximately 500ns if there is a pending interrupt. Some applications in PIC mode may not be able to handle back to back interrupts in a short time period. Enabling this bit will prevent the application from encountering back to back interrupts.
	USB HC(bus0, dev 18, fun 0) MMio+160h	Set to 0000_0000h when USB legacy support is disabled in internal USB host controller side. SW has to make sure that the USB Hc memory decoding is enabled in PCli configuration space command register.

Reference Guide

in the SP5100 Register

Reference Guide

All Revs S	SP5100	USB HC(bust), dev 19, fur	า 0) MMio+16	internal the USB	Set to 0000_0000h when USB legacy support is disabled in internal USB host controller side. SW has to make sure that the USB Hc memory decoding is enabled in PCI configuration space command register.			
		USB HC(bust), dev 20, fur	n 5) MMio+16	internal the USB	Set to 0000_0000h when USB legacy support is disabled in internal USB host controller side. SW has to make sure that the USB Hc memory decoding is enabled in PCI configuration space command register			
SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to	
	Х	Х						the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register	
								Reference Guide	

2.15 IO Trap Settings

ASIC	Rev	ı	Register Set	tings		Function/Comment				
All Revs S	SP5100	PM_IO 0x14 -	- 0x1B, 0xA0	~ 0xA7		Programmable address ranges for IO trap.			ranges for IO trap.	
		PM_IO 0x1C ~ 0x1D, 0xA8 ~ 0xA9					IO trap enable/status registers.			
		1. ABCFG 2. PM_IO	A9	ABCFG 0x10090 [16] = 1 ensures the SMI# message to sent before the IO command is completed.						
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
									the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register	
		Х	X						Reference Guide	

2.16 Enabling ACPI Registers

ASIC Rev	ASIC Rev Register Settings						Func	tion/Comment	
All Revs SP5100	1. Assign the IO base address for the following ACPI registers: - AcpiPm1EvtBlk = PM_IO 0x20, 0x21 - AcpiPm1CntBlk = PM_IO 0x22, 0x23 - AcpiPmTmrBlk = PM_IO 0x24, 0x25 - CpuControl = PM_IO 0x26, 0x27 - AcpiGpe0Blk = PM_IO 0x28, 0x29 - AcpiSmiCmd = PM_IO 0x2A, 0x2B - AcpiPmaCntBlk = PM_IO 0x2C, 0x2D 2. Set AcpiDecodeEnable - PM_IO 0x0E[3] = 1					the ACPI IO base a registers. Note 1: T upon the random v without as ACPI regi and caus Note 2: T programn address is	register addresse the PM_first system is signing isters, the unexphe PM_ned with susing	IO 0x20 IO 0x20 IO 0x20 I tem pool I the BIO I the pro I ected s IO 0x2E I a valid I the Acp	gn the IO base address for each of e enabling the ACPI decode. The lefined in PM_IO 0x20 ~ 0x2F 0 ~ 0x2F registers are undefined wer up and may therefore contain DS enables the ACPI decode oper IO base addresses for the nay decode incorrect IO addresses ystem behavior. E/2F registers must be I/O address. The recommended ismiCmd + 8. Leaving this register se a conflict with legacy DMA.
SATA USE	SATA USB SMBUS PATA AC97 HI		HD	AUDIO	LPC	PCI	For register details refer to		
							the sections check-marked		
RTC ACF	'I	PM REG X	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register Reference Guide
	<u> </u>								

2.17 Legacy DMA Prefetch Enhancement

ASIC	ASIC Rev Register Settings					Function/Comment			
All Revs S	SP5100	Smbus_PCI_the system is	<i>h</i> en	1, 2, and memory-t Note: Thi (called by when the	3. This to-floppy s bit sho the OS system re may i	bit shou disk) pould only ould only i). This is in W not work	efetch enhancement for channel 0, ald be set to improve DMA out (eg performance. by be enabled in the ACPI method ensures that it is enabled only indow mode. Under DOS mode, or properly and may cause the		
		Smbus_PCI_c Lpc_PCI_conf		Set these bits to make LPC DMA work properly.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
RTC	ACPI PM REG A-LINK I/O REG		X	IOAPIC			the sections check-marked in the SP5100 Register Reference Guide		

2.18 USB Set BM_STS

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100		For balanced power saving and USB performance, allow USB DMA to cause pop-up. Other register settings for C state should be followed for the system to work properly.

Note: Refer to USB register settings section for the corresponding USB register settings that are required to be programmed when the above registers are programmed. For the AMD platform, PM_IO 0x66 [6], and register settings in the USB register settings section should be programmed.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
		х						Reference Guide

2.19 Enabling Spread Spectrum

ASIC	Rev	F	Register Sett	ings		Function/Comment			
All Revs S	SP5100	PM_IO 0x42 [Enables spread spectrum on PCI clocks with -0.5% spread. In external clock mode, the internal SS when enabled will down spread the PCI clocks. The 100 MHz PCIe® clock SB_SRC from the external clock generator should not have spread spectrum enabled if the internal spread is enabled. Refer to PA_SP5100AGx for more information on enabling the spread spectrum.			mode, the internal SS when d the PCI clocks. The 100 MHz om the external clock generator spectrum enabled if the internal to PA_SP5100AGx for more		
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
									the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register
		Х							Reference Guide

2.20 PCle® Native Mode

ASIC Rev	F	Register Sett	tings			Func	tion/Comment	
All Revs SP5100	PM_IO 0x55 [3]		If PCIe is	Set to 1 to enable PCle® native mode. If PCle is in Native mode: set the bit to 1. If PCle is not in Native mode: set the bit to 0.			
	PM_IO 0x10 [6]		register g	Set to 1 to make PCIE_WAK_DIS visible in ACPI Pm1a register group. If PCIe is in Native mode: set the bit to 1. If PCIe is not in Native mode: set the bit to 0.			
	PM_IO 0x55 [4]		function. If PCIe is	Set to 0 to enable PCIE_WAK_DIS/PCIE_WAK_STS function. If PCIe is in Native mode: set the bit to 0. If PCIe is not in Native mode: set the bit to 1.			
	PM_IO 0x55 [generation of SCI when seeing e bit to 1 all the time.			
	PM_IO 0x84 [PM_IO 0x84 [Generate is asserte		errupt ir	PCIe legacy mode when wake#	
	PM_IO 0xD7		Mask off the input of PCIE_Wak_Sts if PCIE_WAK_DIS is 1. Set the bit to 1 all the time.					
	PM_IO 0xD7	[1] = 1			Routes PME_message from NB to the input of PCIE_Wak_Sts. Set the bit to 1 all the time.			
Suggested settin	qs:			1				
00	•	Wi	inXP	Vista (I	Vista (Legacy mode) Vista (Native mod			
PM_IO 0			0	•	0		1	
PM_IO 0			0		1		1	
PM_IO 0			1		0		0	
PM_IO 0			1		1		1	
PM_IO 0			0		7		1	
PM_IO 0 PM_IO 0			1		0 1		0 1	
PM_IO 0			1		1		1	
SATA USE	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to	
							the sections check-marked	
RTC ACP		A-LINK	I/O REG	XIOAPIC			in the SP5100 Register	
	Х						Reference Guide	

2.21 Hardware Monitor

ASIC	ASIC Rev Register Settings					Function/Comment				
All Revs S	SP5100	PM_IO 0xD7		Set only if Hardware monitor is used for temperature reading						
SATA	RTC ACPI PM REG A-LINK I/O REG		HD	AUDIO	LPC	PCI	For register details refer to the sections check-marked			
RTC			I/O REG	X	IOAPIC			in the SP5100 Register Reference Guide		

2.22 Cir Interrupt Config

	ASIC	Rev	F		Function/Comment					
	All Revs SP5100		Smbus_PCI_c		Set to 1 to treat Cir interrupt as level signal; otherwise it is edge.trigger:					
	SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details refer to
			Х							the sections check-marked
١	RTC	ACPI	PM REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register
										Reference Guide

2.23 SMBUS PCI Config

ASIC Rev		F		Function/Comment					
A11 and A12	,	Smbus_PCI_d		Forces Smbus controller to be enabled all the time, even if Io/Mem decoding bit is set to 0.					
A11 and A12	,	Smbus_PCI_c		Mmio dec	coding re	equired	setting		
All Revs SP510)	Smbus_PCI_c		Set to 1 to enable lo port 60h read/write SMi trapping and lo port 64h write Smi trapping.					
	;	Smbus_PCI_c	config 0xE1[3] = 1		Required for INTA message decoding.			
	;	Smbus_PCI_c	config 0xE1[4] = 1		Smbus0 busy bit enhancement			
SATA US	3	SMBUS	PATA	AC97	AC97 HD		LPC	PCI	For register details refer to
RTC ACI	וי	PM REG	A-LINK	I/O REG	X	IOAPIC			the sections check-marked in the SP5100 Register
					/ORLG XI				Reference Guide

2.24 IMC Access Control

ASIC	Rev	F	Register Sett	ings		Function/Comment					
All Revs S	SP5100	Smbus_PCI_c		-		Required for proper function of the IMC shared access.					
		The following register should only be programmed if IMC is enabled									
		Smbus_PCI_d		Required for proper function of the IMC shared access.							
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to		
		Х							the sections check-marked		
RTC	ACPI	PM REG	A-LINK	I/O REG	I/O REG XI				in the SP5100 Register		
									Reference Guide		

2.25 CPU Reset

ASIC	Rev	F	Register Sett	ings		Function/Comment				
All Revs S	SP5100	PM_IO 0xB2[2			Enables the CPU Reset timing option defined in PM register D5[1:0]. Required only if the default timing needs to be changed.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
		X							the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register	
									Reference Guide	

2.26 Disabling Legacy USB Fast SMI#

ASIC	Rev	F	Register Sett	ings		Function/Comment				
All Revs S	SP5100	Smbus_PCI_c	config 0x62 [5	5] = 1		Legacy USB can request SMI# to be sent out early before IO completion. Some applications may have problems with this feature. The BIOS should set this bit to 1 to disable the feature.				
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
		х							the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register	
									Reference Guide	

2.27 SMBUS1 Programming Sequence

ASF SMBUS 1 interface incorporates ASF and SMBUS1 controllers. ASF features (capability of using ACPI services by ASF master) are not supported on SP5100. However, the SMBUS1 controller can be used as a generic SMBUS interface with SMBUS1 controller operating as master to communicate to SMBUS slave devices that need to be on S5 power domain. The ASF slave controller in SP5100 is disabled but some registers belonging to ASF controller will need to be programmed to support SMBUS1 controller in Master mode.

 Step 1: Set the base address of ASF IO space by programming bits [15:4] of Sm cfg space reg 58h:

	ASFSMbusloBase- RW - 16 bits - [PCI_Reg: 58h]									
Field Name Bits Default Description										
ASFSMBusEnable	0	0h	0: Disable ASF controller 1: Enable ASF controller							
Reserved	3:1	000b								
ASFSMBase	15:4	FFFh	ASF SM bus controller lo base address							

• Step 2: Enable the ASF controller by programming bit[0] of Sm cfg space reg 58h:

ASFSMbusloBase- RW - 16 bits - [PCI_Reg: 58h]									
Field Name	Bits	Default	Description						
ASFSMBusEnable	0	0h	0: Disable ASF controller						
			1: Enable ASF controller						

^{© 2012} Advanced Micro Devices, Inc.

ACPI/SMBUS Controller (bus-0, dev-20, fun-0)

ASFSMbusloBase- RW - 16 bits - [PCI_Reg: 58h]									
Field Name Bits Default Description									
Reserved	3:1	000b							
ASFSMBase	15:4	FFFh	ASF SM bus controller lo base address						

Step 3: Disable Legacy Sensor support by programming bit[6] of ASF I/O 0Dh to 1

	Sla	aveMisc- R\	W - 8 bits - [ASF_IO: 0Dh]
Field Name	Bits	Default	Description
SlavePECError	0	0b	RO
			0: No PEC error
			1: PEC error
SlaveBusCollision	1	0b	RO
			0: No BusCollision
			1: BusCollision happens
SlaveDevError	2	0b	RO
			0: Expected response
			1: Unexpected response
WrongSP	3	0b	RO
			0: No SP error
			1: No SP when turn to read
Reserved	4	0b	
SuspendSlave	5	0b	RW
			Write 1 to Suspend (stop) ASF Slave state machine
KillSlave	6	0b	RW
			Write 1 to reset Slave ASF Slave state machine
LegacySensorEn	7	0b	RW
			0: Disable Legacy Sensor
			1: Enable Legacy Sensor

• Step 4: Enable PEC if SMBUS device supports PEC:

	Hos	stControl -	RW - 8 bits - [ASF_IO: 02h]
Field Name	Bits	Default	Description
Reserved	0	0b	
KillHost	1	0b	0: Enable SM master
			1: Reset SM master
Protocol	4:2	000b	000: Quick
			001: Byte
			010: Byte Data
			011: Word Data
			100: Process call
			101: Block
PECAppend	5	0b	0: No PEC append
			1: Automatic PEC append. ASF HC calculates CRC code and append
			to the tail of the data packets.
Start	6	0b	WO:
			0: Always read 0 on reads
			1: Writing 1 to initiate the command
PECEnable	7	0b	0: PEC disable
			1: PEC enable, enable CRC checking when ASF HC presents
			as SM master and SM slave.

2.28 ACPI System Clock Setting

	ASIC	Rev	F	Register Sett	ings		Function/Comment			
All	• •						Enables the internally generated 14.318Mhz clock to the ACPI logic.			
S	SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
1										the sections check-marked
	RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register
			X							Reference Guide

2.29 Integrated Pull-up and Pull-down Settings

ASIC	Rev	F		Function/Comment					
All Revs S		PMIO2_F3, PMIO2_F4, PMIO2_F5, PMIO2_F6, PMIO2_F7, PMIO2_F8				The BIOS needs to set pull-up/down settings for GEVENT/GPM platform specifically. These pins have integrated pull-up/down enabled by default and they are powered by the S5 power. If they are to be connected to a device that will be powered down during sleep state, the BIOS should disable the pull-up/down and use external pull-up/down to avoid leakage.			
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
									the sections check-marked
RTC	ACPI	PM2 REG	A-LINK	I/O REG	ΧI	OAPIC			in the SP5100 Register Reference Guide
		х							

2.30 Revision ID

ASIC	Rev	F	Register Sett	ings				Func	tion/Comment
SP5100 /		Smbus_PCI_cc PMIO_53[6] Smbus_PCI_cc Notes: A12 rev config space 0 is initialized.	onfig 0x40 [0 vision ID – 0x	•	In order to determine and set the correct revision ID for SP5100, BIOS needs to perform the following sequence: (1) During early post, read Smbus_PCI_config 0x08 and PMIO_53[6] to determine if the ASIC is A11 or A12. The ASIC is A11 if the return values are 39h and 0b respectively. If Smbus_PCI_config 0x08 returns 3Ah, or Smbus_PCI_config 0x08 is 39h and PMIO_53[6] is 1b, then the ASIC is A12. (2) If Smbus_PCI_config 0x08 is 39h and PMIO_53[6] is 1b, BIOS should write to Smbus_PCI_config, 0x40[0] = 1, follow by writing to Smbus_PCI_config, 0x08 with a value of 3Ah. Afterward, BIOS should clear Smbus_PCI_config, 0x40[0] back to 0.				
SP5100 A	14	Smbus_PCI_0	Config 0x08			This register will show 0x3C as revision ID for SP5100 A14.			
SP5100 A	SP5100 A15 Smbus_PCI_Config 0x08					This register will show 0x3D as revision ID for SP5100 A15.			
SATA	USB	SMBUS x	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to the sections check-marked
RTC	ACPI	PM_REG	A-LINK	I/O REG	XI	IOAPIC			in the SP5100 Register Reference Guide

2.31 Alternate Pin for 14 MHz Clock Input

ASIC	Rev	F	Register Sett	ings		Function/Comment					
25M_48M using the	The following change is required for SP5100 revision A14 and above and if the 14 MHz clock is connected to the SB on to 25M_48M_66M_OSC. This reference clock is required to resolve the revision A12 Errata item #5 in hardware instead of using the BIOS workaround. If external 14 MHz clock is not used on SP5100 rev A14 and above, then the BIOS workaround described in erratum #5 should be implemented.										
SP5100 A14 and above PMIO 0xD4[6] = 1						Program this register to '1' if the system supports 14.318 MHz reference clock connected to 25M_48M_66M_OSC. This reference clock is required to resolve the revision A1 Errata item #5 in hardware instead of using the BIOS workaround. This register bit is not supported on A12 and should not b programmed by the BIOS.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to		
RTC	ACPI	PM_REG x	A-LINK	I/O REG	XIC	OAPIC			the sections check-marked in the SP5100 Register Reference Guide.		

2.32 Gevent5 as GPIO

mmed if the Gevent5 needs to be n on revision A14. upport GPIO function on the
upport GPIO function on the
er for A14 will make this pin on Note that the GEVENT pin still of for GPIO as any other pins. The sin addition to the normal of GPIO/ GEVENT pins.) cunction of this pin is same as in up default of this bit is '0'.
For register details, refer to the sections check-marked
in the SP5100 Register

2.33 SMBUS Block Write Filtering

ASIC	Rev	Register Settings					Function/Comment			
SP5100 A above	14 and	Smbus_PCI_c		Enable SMBUS filtering circuit. Setting this bit to 0 to enable SMBUS filtering (1194). THIS FEATURE WILL RESOLVE THE ISSUE DESCRIBED IN REVISION A12 ERRATA ITEM # 13.						
SATA	SATA USB SMBUS PATA AC97 H				HE	AUDIO	LPC	PCI	For register details, refer to	
		х							the sections check-marked	
RTC	ACPI	PM_REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register	
									Reference Guide.	

2.34 SMBUS Sequence

The following programming sequence should be followed when reading or writing to the SMBUS 0:

```
1. read HostBusy bit
2. if not zero
    if time out (recommended time out == 1ms or greater)
      set kill bit
    go back step 1.
    go to step 3
3. read SlaveBusy
4. if not zero
    if time out
      set reset bit
    go back step 3.
  else
    go to step 5
5. clear HostStatus register, program Slave Address register/Command register/ Data0/Data1/Data
6. read HostControl register
7. write HostControl register to start the transaction.
8. wait HostBusy bit to be 1
9. wait HostBusy bit to be 0
10.wait one SMBUS clock period.
```

2.35 Software Clock Throttle Period

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100		Set AcpiThrotPeriod field in MiscEnable68 to 244 μS (Hardware default is set to 15 μS)

11. wait HostBusy bit to 0.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details, refer to
								the sections check-marked
RTC	ACPI	PM_REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
		Х						Reference Guide.

2.36 Unconditional Shutdown

ASIC	ASIC Rev Register Settings						Function/Comment				
SP5100 A	115	Smbus_PCI_c		Enable the enhancement for unconditional shutdown Set sm cfg 43 bit 3 to 0 first before programming this bit, then set 43h bit 3 back to 1 after programming.							
SATA	USB ACPI	SMBUS x PM_REG	PATA A-LINK	AC97		O AUDIO IOAPIC	LPC	PCI	For register details, refer to the sections check-marked in the SP5100 Register Reference Guide.		

2.37 Watchdog Timer Resolution

The register below should be programmed by SW before WDT is programmed.

ASIC Rev	v	Register Settings					Function/Comment			
All Revs SP5	All Revs SP5100 PMIO 0x69[0] = 0						Enable WDT function (0: Enable; 1: Disable)			
	PMIO 0x69[2:1] = 01					00: Set re 01: Set re 10: Set re 11: Set re 10ms res	esolutior esolutior esolutior	for 10r for 100 for 1s	ns Oms	
SATA L	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to	
DTC A	TO AOD DIA DECLARING NO DECLARIO		V	IO A DIC			the sections check-marked in the SP5100 Register			
RTC A	C ACPI PM_REG A-LINK I/O REG X		X	IOAPIC			Reference Guide.			

2.38 Supporting IDLE_EXIT# from CPU

AS	C Rev	F		Function/Comment								
The fol	The following register should be programmed to support IDLE_EXIT# from CPU to wake C1e state											
SP5100 revision A14 and above SMBUS PCI 0x64[5]=1 PMIO 0x61[2]=1 PMIO_0x9A[5:4]=11						Enable BM_STS# pin Enable BM_STS# to break C1e Enable automatic BM_STS clearing upon C1e entry						
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details, refer to			
RTC	ACPI	PM REG	A-LINK	I/O REG	Y	IOAPIC			the sections check-marked in the SP5100 Register			
, ATO	AOI	X	A EINIX	I/O NEO	X	IOAI IO			Reference Guide.			

This part of logic borrows the existing legacy ACPI BM_STS and BM_RLD bits as a mechanism to break out from C1e under a non-OS controlled C3 state. Under this scheme, the logic will automatically clears the BM_STS bit whenever it enters C1e state. Whenever BM_REQ#/IDLE_EXIT# is detected, it will cause the BM_STS bit to be set and thereby causing the C state logic to exit. BIOS should clear the BM_STS bit on every post.

2.39 Supporting HALT Message to Generate C1e

ASIC Rev Register Settings						Function/Comment					
The following register should be programmed to support HALT message to C1e function											
SP5100 A14 and above PMIO 0xBB[7]=1 PMIO_0xC9[4]=1 PMIO 0xC9[3:0] = Number of Halt Enter messages to trigger C1e					Enable co	ounting o	of HALT				
USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to			
								the sections check-marked in the SP5100 Register			
ACPI		A-LINK	I/O REG	XI	IOAPIC			Reference Guide.			
	ving regis	ving register should be 114 and PMIO 0xBB[7] PMIO_0xC9[4] PMIO_0xC9[3: messages to t USB SMBUS	ving register should be programmed 14 and PMIO 0xBB[7]=1 PMIO_0xC9[4]=1 PMIO 0xC9[3:0] = Numbel messages to trigger C1e USB SMBUS PATA ACPI PM_REG A-LINK	ving register should be programmed to support H 14 and PMIO 0xBB[7]=1 PMIO_0xC9[4]=1 PMIO 0xC9[3:0] = Number of Halt Enter messages to trigger C1e USB SMBUS PATA AC97 ACPI PM_REG A-LINK I/O REG	ving register should be programmed to support HALT A14 and PMIO 0xBB[7]=1 PMIO_0xC9[4]=1 PMIO_0xC9[3:0] = Number of Halt Enter messages to trigger C1e USB SMBUS PATA AC97 HD ACPI PM_REG A-LINK I/O REG XI	wing register should be programmed to support HALT message A14 and PMIO 0xBB[7]=1 PMIO_0xC9[4]=1 PMIO_0xC9[3:0] = Number of Halt Enter messages to trigger C1e USB SMBUS PATA AC97 HD AUDIO ACPI PM_REG A-LINK I/O REG XIOAPIC	wing register should be programmed to support HALT message to C1e for the control of the counting of the count	wing register should be programmed to support HALT message to C1e function A14 and PMIO 0xBB[7]=1 PMIO_0xC9[4]=1 PMIO_0xC9[3:0] = Number of Halt Enter messages to trigger C1e USB SMBUS PATA AC97 HD AUDIO LPC PCI ACPI PM_REG A-LINK I/O REG XIOAPIC			

This part of logic basically counts the number of HALT_ENTER messages. When it has received the number of HALT_ENTER messages equal to NumOfHalt (PMIO_C9[3:0]), it will generate an internal C1e command to the C state logic.

This count will increment when it sees HALT_ENTER and decrement when it sees HALT_EXIT. If it receives a HALT_EXIT message after it has generated the C1e command, it will treat the HALT_EXIT as a break event.

2.40 LDT_PWRGD De-assertion with SLP_S3#

ASIC	ASIC Rev Register Settings						Function/Comment			
SP5100 A15 Smbus_PCI_config 0x41 [3]=1					Set this bit to 1 to force LDT_PWRGD to be de-asserted at the same time as SLP_S3#.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to	
RTC	ACPI	PM_REG	A-LINK	I/O REG	X	IOAPIC			the sections check-marked in the SP5100 Register	
									Reference Guide.	

2.41 Programmable Interrupt Controller Arbitration

	ASIC Rev Register Settings						Function/Comment			
,	All Revs S	SP5100	Smbus_PCI_d		Set this bit to 1 to allow the arbiter proper operation in cases where both the PIC and APIC are enabled.					
	SATA	A USB SMBUS PATA AC97 HI				HE	AUDIO	LPC	PCI	For register details, refer to
			Х							the sections check-marked
	RTC	ACPI	PM_REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register
				_						Reference Guide.

2.42 HPET MSI Setting

ASIC	Rev	Register Settings					Function/Comment			
All Revs S	SP5100	Smbus_PCI_d	1	Program these register bits ONLY if the following are true in the platform configuration: 1. Legacy Floppy Drive interface supported 2. Legacy FIR device supported						
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details, refer to	
		X							the sections check-marked	
RTC	ACPI	PM_REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register Reference Guide.	
									Reference duide.	

2.43 SMAF Matching Setting

ASIC Rev Register Settings						Function/Comment					
All Revs SP5100 Smbus_PCI_config 0x60 [22] = 1b						This bit is required to be set to cover a corner case of concurrent throttling and C1e					
SATA	SATA USB SMBUS PATA AC97 H					AUDIO	LPC	PCI	For register details, refer to		
RTC	X RTC ACPI PM_REG A-LINK I/O REG				Х				the sections check-marked in the SP5100 Register		
									Reference Guide.		

3 LPC Controller (bus-0, dev-20, fun-3)

3.1 IO / Mem Decoding

ASIC	ASIC Rev Register Settings						Function/Comment				
' 0 11						These bits are required to be set for LPC PCI slave interface.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to		
							Х		the sections check-marked		
RTC	RTC ACPI PM REG A-LINK I/O REG				XI	OAPIC			in the SP5100 Register		
					•			Reference Guide			

3.2 SPI Bus

ASIC	Rev	I	Register Set	tings		Function/Comment				
All Revs S	P5100	Lpc_PCI_cor	nfig 0xBB[5] =	= 1		Set to 1 to allow SPI Op code to execute even though it is now strapped as LPC Rom. Some BIOS code may want to send SPI opcodes to check if SMI Rom is present. If the system configuration is set for LPC, then the SPI opcode winot be passed to SPI if this bit is not set.				
	Spi_mmio 0x00[28] = 1					Allows the software to read the status number of the SPI read cycles completed – 1. Eliminates the last count.				
		Lpc_PCI_cor	nfig 0xBB[0] =	= 1			ould be		ead performance. or programming the I/O modes and	
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
							Х		the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register Reference Guide	

4 A-Link Express Settings - Indirect I/O Access

4.1 Defining AB_REG_BAR

ASIC	ASIC Rev Register Settings						Function/Comment				
All Revs SP5100 Smbus_PCI_config 0xF0 [31:0] = AB_REG_BAR					Defines the AB I/O base address. Refer to AMD SP5100 Register Reference Guide, chapte. A-Link Express/A-Link Bridge Registers for more information.						
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to		
	X								the sections check-marked		
RTC	RTC ACPI		A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register		
						•			Reference Guide		

4.2 Clearing AB_INDX

The programming procedure for the ABCFG registers, as specified in the register reference guide, is to first load AB_INDX with a register's RegSpace and RegAddr; and then access the specified register through AB_DATA. The example below demonstrates how to read ABCFG:10058h:

For certain revisions of the chip, the ABCFG registers, with an address of 0x100NN (where 'N' is any hexadecimal number), require an extra programming step. This required step is defined in the following table:

ASIC R	lev	R	Register Sett	ings		Function/Comment					
All Revs SF	P5100 A	AB_INDX = 0x	00000000			Clears AB_INDX after reading or writing an ABCFG register with an address 0x100NN.					
OUT AB_IN	NDX, 0x ATA, TM	IP	// Load // Read	AB_INDX w ABCFG 0x1 r AB_INDX	vith pointer .00NN	to AE	CFG: 02	<100nn			
SATA	USB ACPI	SMBUS PM REG	PATA A-LINK	AC97	HD AUDIO XIOAPIC	LPC	PCI	For register details refer to the sections check-marked in the SP5100 Register			
			Х					Reference Guide			

4.3 Enabling Upstream DMA Access

ASIC	Rev	F	Register Sett	ings		Function/Comment					
All Revs S	SP5100 /	AXCFG: 0x04	[2] = 1			Enables the SP5100 to issue memory read/write requests in the upstream direction.					
IN AB_I	INDX, 02 DATA, TM	k80000004 MP k00000004	// Read // Set	COMMAND 1	with pointer register (AX R_EN			κ04			
SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to			
RTC	ACPI	PM REG	A-LINK X	I/O REG	XIOAPIC			the sections check-marked in the SP5100 Register Reference Guide			

4.4 IDE/PCIB Prefetch Settings

ASIC Rev Register Settings						Function/Comment				
All Revs S		ABCFG 0x10060 [17] = 1					ns the p	re-fetch	rol the IDE and PCIB prefetch. For a needs to be enabled for ent.	
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
									the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	IOAPIC			in the SP5100 Register	
			X			•			Reference Guide	

4.5 OHCI Prefetch Settings

ASIC	Rev	F		Function/Comment					
					This register in AB controls the USB OHCI controller prefetch used for enhancing performance of ISO out devices.				
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
									the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register
	_		Х						Reference Guide

4.6 B-Link Client's Credit Variable Settings for the Downstream Arbitration Equation

ASIC Rev Register Settings						Function/Comment				
All Revs SP5100 ABCFG 0x9C [0] = 1					Disables the credit variable in the downstream arbitration equation.					
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details refer to	
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			the sections check-marked in the SP5100 Register	
			X						Reference Guide	

4.7 Enabling Additional Address Bits Checking in Downstream Register Programming

ASIC	Rev	F	Register Sett	ings	Function/Comment					
						Register bit to qualify additional address bits into downstream register programming.				
SATA	USB	SMBUS PATA AC97 HE				AUDIO	LPC	PCI	For register details refer to	
									the sections check-marked	
RTC	ACPI PM REG A-LINK I/O REG				Х	IOAPIC			in the SP5100 Register	
			Х						Reference Guide	

4.8 Set B-Link Prefetch Mode

ASIC	Rev	F	Register Settings					Function/Comment				
All Revs S		ABCFG 0x80 ABCFG 0x80			Set	Sets B-Link prefetch mode.						
SATA	SATA USB SMBUS PATA AC97 HD					JDIO	LPC	PCI	For register details refer to the sections check-marked			
RTC	RTC ACPI PM REG A-LINK I/O REG X				XIOA	PIC			in the SP5100 Register Reference Guide			

4.9 Enabling Detection of Upstream Interrupts

AS	ASIC Rev Register Settings						Function/Comment				
1						Enables A-Link Express logic to detect upstream interfor the purposes of system management.					
SAT	Ά	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
										the sections check-marked	
RTO	С	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register	
				Χ						Reference Guide	

4.10 Enabling Downstream Posted Transactions to Pass Non-Posted Transactions

ASIC	Rev	Register Settings					Function/Comment			
All Revs S					Enables downstream posted transactions to pass non-posted transactions.					
SATA	USB	SMBUS	PATA	AC97	AC97 HD		LPC	PCI	For register details refer to	
									the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register	
			Х						Reference Guide	

4.11 Programming Cycle Delay for AB and BIF Clock Gating

ASIC	ASIC Rev Register Settings						Function/Comment				
						Program # of cycles to delay before gating AB and BIF clocks after idle condition.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to the sections check-marked		
RTC	ACPI	PM REG	A-LINK X	I/O REG	X	IOAPIC			in the SP5100 Register Reference Guide		
	All Revs S	All Revs SP5100	All Revs SP5100 ABCFG 0x54 ABCFG 0x100 ABCFG 0x98 SATA USB SMBUS	All Revs SP5100 ABCFG 0x54 [23:16] = 0x4 ABCFG 0x10054 [23:16] = ABCFG 0x98 [15:12] = 0x4 SATA USB SMBUS PATA RTC ACPI PM REG A-LINK	All Revs SP5100 ABCFG 0x54 [23:16] = 0x4 ABCFG 0x10054 [23:16] = 0x4 ABCFG 0x98 [15:12] = 0x4 ABCFG 0x98 [15:12] = 0x4 SATA USB SMBUS PATA AC97 RTC ACPI PM REG A-LINK I/O REG	All Revs SP5100 ABCFG 0x54 [23:16] = 0x4 ABCFG 0x10054 [23:16] = 0x4 ABCFG 0x98 [15:12] = 0x4 SATA USB SMBUS PATA AC97 HE RTC ACPI PM REG A-LINK I/O REG X	All Revs SP5100 ABCFG 0x54 [23:16] = 0x4 ABCFG 0x10054 [23:16] = 0x4 ABCFG 0x98 [15:12] = 0x4 SATA USB SMBUS PATA AC97 HD AUDIO RTC ACPI PM REG A-LINK I/O REG XIOAPIC	All Revs SP5100 ABCFG 0x54 [23:16] = 0x4 ABCFG 0x10054 [23:16] = 0x4 ABCFG 0x98 [15:12] = 0x4 ABCFG 0x98 [15:12] = 0x4 SATA USB SMBUS PATA AC97 HD AUDIO LPC RTC ACPI PM REG A-LINK I/O REG XIOAPIC	All Revs SP5100 ABCFG 0x54 [23:16] = 0x4		

4.12 Enabling AB and BIF Clock Gating

ASIC	Rev	v Register Settings					Function/Comment				
All Revs SP5100 ABCFG 0x54[24] = 0 ABCFG 0x10054[24] = 1 ABCFG 0x98[11:8] = 0x7				Enables the AB and BIF clock-gating logic.							
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to		
									the sections check-marked		
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register		
			Χ						Reference Guide		

4.13 Enabling AB Int_Arbiter Enhancement

ASIC	ASIC Rev Register Settings						Function/Comment			
					Enables the A-Link int_arbiter enhancement to allow A-Link bandwidth to be used more efficiently					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
									the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register	
			Х						Reference Guide	

4.14 Enabling Requester ID

	ASIC	ASIC Rev Register Settings						Function/Comment				
All Revs SP5100 ABCFG 0x98[16] = 1							Enables the requester ID for upstream traffic					
I	SATA	USB	SMBUS	PATA	AC97	HC	AUDIO	LPC	PCI	For register details refer to the sections check-marked		
	RTC	ACPI	PM REG	A-LINK	I/O REG	X	OAPIC			in the SP5100 Register Reference Guide		
١L				Х						Reference Guide		

4.15 Selecting the LPC FRAME# Assertion Timing on Power-up

ASIC Rev		F	Register Sett	ings		Function/Comment				
SP5100 A14 ar above	1 = = 0 1 1						Set the bit to 0 for revision A14 to assert LFRAME# signals on SB Power good assertion.			
				Setting the bit to 1 will configure LPC to assert the LFRAME# signal on de-assertion of SLP_S3# signal on power up. This register bit is not supported on A12 and should not be programmed by the BIOS.						
SATA US	R	SMBUS	PATA	AC97	нг	AUDIO	LPC	PCI	For register details, refer to	
CAIA 00	_	CILIDOO	IAIA	A001	110	AODIO	X	. 01	the sections check-marked	
RTC AC	PI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register	
									Reference Guide.	

^{© 2012} Advanced Micro Devices, Inc.

4.16 SMI IO Write

ASIC	Rev	Register Settings					Function/Comment				
SP5100 A	\12	ABCFG 0x9C[[8] = 1			IO write a	and SMI	orderin	g enhancement enabled		
SP5100 A above	A14 and	ABCFG 0x9C[[8] = 0			IO write and SMI ordering enhancement disabled					
SP5100 /	ABCFG 0x90[21] = 1 ABCFG 0x9C[5] = 1 ABCFG 0x9C[9] = 1 ABCFG 0x9C[15] = 1				SMI ordering enhancement enabled						
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to		
RTC	ACPI	PM REG	A-LINK X	I/O REG	X	IOAPIC			in the SP5100 Register Reference Guide		

4.17 Reset CPU on Sync Flood

ASIC	ASIC Rev Register Settings					Function/Comment				
				Enable SP5100 to initiate a CPU Reset on sync_flood. This bit should be enabled in very early post.						
SATA	USB	SMBUS PM REG	PATA A-LINK	AC97		AUDIO OAPIC	LPC	PCI	For register details, refer to the sections check-marked in the SP5100 Register Reference Guide.	

4.18 Enabling Posted Pass Non-Posted Downstream

ASIC I	Rev	F	Register Sett	ings		Function/Comment					
SP5100 A	AX_INDXC 0x2[9] = 1 ABCFG 0x9C[6] = 1 ABCFG 0x9C[7] = 1 ABCFG 0x9C[10] = 1 ABCFG 0x9C[11] = 1 ABCFG 0x9C[12] = 1 ABCFG 0x9C[13] = 1 ABCFG 0x9C[14] = 1 ABCFG 0x1009C [4] = 1 ABCFG 0x1009C [5] = 1 ABCFG 0x10090 [9] = 1 ABCFG 0x10090 [10] = 1 ABCFG 0x10090 [11] = 1 ABCFG 0x10090 [12] = 1					Posted pass non-posted downstream direction feature enable. AUDIO 1.PC PCI For register details, refer to					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to		
									the sections check-marked		
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register Reference Guide.		
			Х						Neierence Guide.		

^{© 2012} Advanced Micro Devices, Inc.

4.19 Enabling Posted Pass Non-Posted Upstream

ASIC	ASIC Rev Register Settings						Function/Comment				
SP5100 A15 ABCFG 0x58[11] = 1 ABCFG 0x58[15:12] = 0xE						Posted pass non-posted upstream direction feature enable.					
SATA	USB	SMBUS PATA AC97				AUDIO	LPC	PCI	For register details, refer to		
									the sections check-marked		
RTC	ACPI	PI PM REG A-LINK I/O REG			X	IOAPIC			in the SP5100 Register		
		X			•			Reference Guide.			

4.20 64 bit Non-Posted Memory Write Support

	ASIC Rev Register Settings						Function/Comment					
	SP5100 A15							Enable support of 64-bit Non-Posted Memory Writes.				
Ī	SATA	USB	SMBUS	SMBUS PATA AC97 HD				LPC	PCI	For register details, refer to		
										the sections check-marked		
I	RTC	ACPI	PM REG	A-LINK	I/O REG	ΧI	OAPIC			in the S SP5100 Register		
				X						Reference Guide.		

5 PCIB (PCI-bridge, bus-0, dev-20, fun-04)

5.1 Enabling PCI-bridge Subtractive Decode

ASIC	ASIC REV Register Settings					Function/Comment				
PCIB_PCI_config 0x4B [7]= 1					Enables the PCI-bridge subtractive decode. This setting is strongly recommended since it supports so legacy PCI add-on cards.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
								Х	the sections check-marked	
RTC	RTC ACPI PM REG A-LINK I/O REG				Х	IOAPIC			in the SP5100 Register	
									Reference Guide	

5.2 PCI-bridge Upstream Dual Address Window

ASIC	REV	ı	Register Set	tings		Function/Comment				
All Revs S						PCI-bridge upstream dual address window. This setting is applicable if the system memory is more than 4GB, and the PCI devices can support dual address access.				
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details refer to	
								Х	the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register	
									Reference Guide	

5.3 PCI Bus 64-byte DMA Read Access

ASIC REV Register Settings						Function/Comment					
All Revs SP5100 PCIB_PCI_config 0x4B [4] = 1 (default)					PCI bus 64-byte DMA read access. Enhances the PCI bus DMA performance.						
SATA	USB	SMBUS	SMBUS PATA AC97 HE					PCI	For register details refer to		
								Х	the sections check-marked		
RTC	RTC ACPI PM REG A-LINK I/O REG			X	IOAPIC			in the SP5100 Register			
									Reference Guide		

5.4 PCI Bus DMA Write Cacheline Alignment

	ASIC	REV	ı	Register Set	tings		Function/Comment				
All I	All Revs SP5100 PCIB_PCI_config 0x40 [1] = 1 (default)						The size	of the wr CI_config	ites will	to be cacheline aligned. be set in the Cacheline Register 4:0]). Refer to section 5.3 for more	
S	ATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
									Х	the sections check-marked	
F	RTC	ACPI	PM REG	A-LINK	NK I/O REG XI		IOAPIC			in the SP5100 Register	
										Reference Guide	

5.5 Master Latency Timer

ASIC	REV	Register Settings				Function/Comment				
All Revs S	PCIB_PCI_config 0x0D = 0x40 (default) PCIB_PCI_config 0x1B = 0x40 (default)				,		ide and	on the S	n ownership of the bus on the Secondary side when GNT# is de- datory.	
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
		SMBUS PATA AC97 I						Х	the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register	
									Reference Guide	

5.6 DMA Read Command Match

ASIC	REV	ı	Register Set	tings		Function/Comment				
All Revs \$	SP5100	PCIB_PCI_cc	nfig 0x4B[6]	= 1 (default)		"Memory Some PC command is comple	Read" & I device d" to "Me ted. This inside th	"Memo s may c mory re s bit ena ne PCIB	natching checking function on bry Read Line" commands. hange the "Memory read ad line" command before the data ables the command matching to work with this kind of device. datory.	
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to	
								Х	the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register	
									Reference Guide	

5.7 Enabling Idle To Gnt# Check

ASIC	ASIC REV Register Settings							Func	tion/Comment
,					When enabled, the PCI arbiter checks for the Bus Idle before asserting GNT#. Note: This setting is recommended.				
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
								Х	the sections check-marked
RTC	RTC ACPI PM REG A-LINK I/O REG			X	IOAPIC			in the SP5100 Register	
									Reference Guide

5.8 GNT# Timing Adjustment

ASIC	REV	ı	tings		Function/Comment				
= = 0 : 1 ,				Adjusts the GNT# de-assertion time. Note: This setting is recommended.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to
								Х	the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	OAPIC			in the SP5100 Register	
						·		·	Reference Guide

5.9 Enabling Fast Back to Back Retry

	ASIC REV Register Settings					Function/Comment				
A	` ` ,					Enables Fast Back to Back transactions support. Note: This setting is recommended				
I	SATA	USB	SMBUS	SMBUS PATA AC97 HD				LPC	PCI	For register details refer to
П									Х	the sections check-marked
	RTC	ACPI PM REG A-LINK I/O REG		Х	IOAPIC			in the SP5100 Register		
										Reference Guide

5.10 Enabling Lock Operation

ASIC	ASIC REV Register Settings					Function/Comment				
						This bit should be set to 1 when PCI configuration space PCIB_PCI config 0x40 [2] = 1 for the proper operation of the PCI LOCK# function.				
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details refer to	
								Х	the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG XIO		IOAPIC			in the SP5100 Register	
									Reference Guide	

5.11 Enabling Additional Optional PCI Clock (PCICLK5)

ASIC	REV	ı	Register Settings				Fund	tion/Comment
All Revs S	SP5100	PCIB_PCI_cc	onfig 0x64 [8]	= 1	are enable and PCIC not enable which use power-up config 3E device witime for it duration to Note: The	led: Who sent the sen	en this befault (the lock material to assert this also proper all PLL to the lock material places are pins all en assert all east are pins all en all	PCICLK5/PCIREQ5#/PCIGNT5# bit is set, PCICLK5, PCIREQ#5, bled for PCI use. Since PCICLK5 is he clock is off), the PCI device by not see the system reset during s, the BIOS should write to PCIB ert the additional PCI reset so the reset, as well as to provide the to lock. The recommended few milliseconds. Ire enabled as a group, therefore, make sure they are used properly.
SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
270	400	DI DE 0	A 1 15117	1/0 050	VIO A DIO		Х	the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register Reference Guide

5.12 Enabling One-Prefetch-Channel Mode

ASIC	REV	F		Function/Comment						
All Revs S	SP5100	PCIB_PCI_co	0				Enables One-Prefetch-Channel Mode. Note: This setting is mandatory.			
SATA	USB	SMBUS	PATA	AC97	AC97 HD		LPC	PCI	For register details refer to	
								Х	the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register	
									Reference Guide	

5.13 Disabling PCIB MSI Capability

ASIC	REV	i		Function/Comment					
All Revs SP5100 PCIB_PCI_config 0x40 [3] = 0x0 (default)						Disables MSI capability.			
SATA	USB	SMBUS	PATA	AC97 HD		AUDIO	LPC	PCI X	For register details refer to the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG XIO		DAPIC			in the SP5100 Register Reference Guide

5.14 Adjusting CLKRUN#

ASIC	REV	Register Settings				Function/Comment			
All Revs S	SP5100	PCIB_PCI_co	_ 0			This bit should be set to 1 for the proper operation of CLKRUN#. Note: This setting is mandatory.			
SATA	USB	SMBUS	PATA	AC97	AC97 HD		LPC	PCI	For register details refer to
								Х	the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	ΧI	OAPIC			in the SP5100 Register
									Reference Guide

6 USB – OHCI & EHCI controllers (bus-0, dev-18/19, fun-00 ~02/ bus-0, dev-20, fun-05)

Please note the following information for this section:

- EHCI BAR address = EHCI_PCI_config 0x10[31:8]
- EHCI_EOR is the EHCI operation register = EHCI_BAR + 0x20
- The device list for all USB Controllers is as follows:

Device List	Function/Comment
Bus-0, dev-18, fun-0	USB1, OHCI0
Bus-0, dev-18, fun-1	USB1, OHCI1
Bus-0, dev-18, fun-1	USB1, EHCI
Bus-0, dev-19, fun-0	USB2, OHCI0
Bus-0, dev-19, fun-1	USB2, OHCl1
Bus-0, dev-19, fun-1	USB2, EHCI
Bus-0, dev-20, fun-5	USB3, OHCI

6.1 Enabling/Disabling OHCI and EHCI Controllers

ASIC	Rev	F	Register Set	tings				Func	tion/Comment
All Revs S	SP5100	Smbus_PCI_d	config 0x68 [2	2] = 1 (default)	Enables the USB1 (bus-0, dev-18) EHCl controller.			
		Smbus_PCI_c	config 0x68 [(0] = 1 (default)	Enables the USB1 (bus-0, dev-18) OHCl controller 1 (OHClo).			
		Smbus_PCI_c	0 11 ,			Enables the USB1 (bus-0, dev-18) OHCl controller 2 (OHCl1).			
		Smbus_PCI_d	config 0x68 [6	onfig 0x68 [6] = 1 (default)		Enables the USB2 (bus-0, dev-19) EHCl controller.			
		Smbus_PCI_c	- 0 11 ()		Enables the (OHCl0).	ne USB2	2 (bus-0	, dev-19) OHCI controller 1	
		Smbus_PCI_c	config 0x68 [' '		Enables th (OHCI1).	ne USB2	2 (bus-0	, dev-19) OHCI controller 2
		Smbus_PCI_d	config 0x68 [7	7] = 1 (default)		Enables th	ne USB3	3 (bus-0	, dev-20, fun-5) OHCI controller.
SATA	USB	SMBUS	PATA	AC97	Н	OAUDIO	LPC	PCI	For register details, refer to
		Х							the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register Reference Guide.
							l	l	

6.2 USB Device Support to Wake Up System from S3/S4 State

ASIC	Rev	F	Register Sett	ings				Func	tion/Comment
All Revs S	SP5100	PM_IO 0x61 [6] = 1 PM_IO 0x65 [2] = 1 (default)				Enables the Enables L			
		PM_IO 0x65 [M_IO 0x65 [6] = 1			Enable PME generation for USB Wake event from connect and disconnect of USB devices.			
						implemen	ted for that nd PME	his featu Wake fo	n2 described in Appendix A must be are to work reliably. Without the or Connect/Disconnect of USB 1.1 ted.
SATA	USB	SMBUS	PATA	AC97	HE	OAUDIO	LPC	PCI	For register details refer to
DTO	AODI	DM DEG	A LINIZ	V0.550 V		IO A DIO			the sections check-marked
RTC	ACPI	PM REG X	A-LINK	I/O REG X		IOAPIC			in the SP5100 Register Reference Guide

6.3 USB S4/S5 Wakeup or PHY Power Down Support

ASIC	Rev	Register Settings						Func	tion/Comment
All Revs S	All Revs SP5100 PM_IO 0x65 [0] = 0 (default)		S- S- TI	This bit = 0 (default) supports USB device wakeup from th S4/S5 state. Set the bit to 1 to disable the USB S4/S5 wakeup function The analog power supply to USB PHY on the motherboard can be OFF in this case to save S4/S5 power.					
SATA	USB	SMBUS	PATA	AC97	HD A	AUDIO	LPC	PCI	For register details refer to the sections check-marked
RTC	ACPI	PM REG X	A-LINK	I/O REG	XIO	APIC			in the SP5100 Register Reference Guide

6.4 USB PHY Auto Calibration Setting

ASIC	Rev	F		Function/Comment					
All Revs S	SP5100					Enables the USB PHY auto calibration resistor to match 45ohm resistance.			
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details refer to
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			the sections check-marked in the SP5100 Register Reference Guide

AMD SP5100 Register Programming Requirements

6.5 USB Reset Sequence

ASIC	Rev	Register Settings					Func	tion/Comment
All Revs \$	SP5100	00 PM_IO 0x65 [4] = 1				s a PCIR pefore a s 3 resume on status ware gen	software so the during t	er to get reset by any software that dition. However, this bit should be generated reset condition occurs USB controller will not lose the the S3 resume procedure. PCIRst# conditions include to the IO-CF9 register.
SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
	·	Х						Reference Guide

6.6 USB Advanced Sleep Control

ASIC	Rev	Register Settings				Function/Comment			
All Revs S	SP5100	PM_IO 0x95 [•			Enables the USB EHCl controller advance sleep mode function to improve power saving.			•
SATA	USB	SMBUS	PATA	AC97 HD		AUDIO	LPC	PCI	For register details refer to
									the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	O REG X				in the SP5100 Register
		X							Reference Guide

6.7 USB 48 MHz Clock Source Settings

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	PM_IO 0xD0 [0] = 0 (default)	Enables PLL "CG_PLL2" to generate 48Mhz clock internally.
	PM_IO 0xBD [4] = 1	Enables the internal 48Mhz as the clock source to USBPHY
	PM_IO 0xBD [6] = 1 (optional)	Enables the IO pad "USBCLK/14M_25M_48M" as clock output pad that it can be used for on board devices. This is optional (depending on board requirement).

Note: To use internal 48 MHz clock, the 100 MHz PCIe[®] clock sourced from the external clock chip must not have spread spectrum enabled.

	SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
		Х							the sections check-marked
Ī	RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
									Reference Guide

6.8 Adjusting USB 2.0 Ports Driving Strength

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	Step 1:	Adjusts the USB2.0 ports driving strength.
	EHCI_BAR 0xB4 [2:0] = "HSADJ" EHCI_BAR 0xB4[12] = 0 EHCI_BAR 0xB4 [16:13] = "port#"	HSADJ to set the driving strength value VLoadB to load the value to the PHY for selected port The selected port# The SBIOS can repeat step-1 for those ports with less margin on HS eye diagram.
	Step 2: EHCI_BAR 0xB4[12] = 1	Set to '1' to lock PHY UTMI Control interface.

Note:

- 1. Different board designs may require different settings for different ports depending on trace length and routing.
- Only apply the setting to the ports that have longer USB trace lengths (> 12 inches) to the connector, and if the eye diagram margin is not enough. There is no need to apply these setting to the ports with shorter trace lengths or close to the USB connectors.
- 3. EHCI_BAR 0xB4 = EHCI_EOR 0x94 (UTMI Control Register)
- 4. EHCI_BAR 0xB4[2:0] (HSADJ)

 "000" = -10%, "001" = -5%, "100" = 0%, "101" = +5%, "110" = +10%

 EHCI_BAR 0xB4[16:13] (port#)

 "0000" = port0, "0001" = port1, "0101" = port5, 0110 ~ 1110: reserved.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
	Х							the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
								Reference Guide

6.9 In and Out Data Packet FIFO Threshold

P	ASIC	Rev	ı	Register Set	tings		Function/Comment			
All R	evs S	SP5100	EHCI_BAR 0:	xA4 = 0x0040	00040	Normal of FIFO three EHCI hos	peration eshold s at contro	the FIFO etting rollers,	O threshold for EHCl controllers. O threshold settings nust be programmed in both the Bus 0 dev-19 fun-2	
SA	SATA USB		SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked	
RT	RTC ACPI		PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register Reference Guide	

6.10 OHCI MSI Function Setting

ASIC	Rev	ı		Function/Comment					
All Revs S	SP5100	OHCI0_PCI_0		OHCI MSI function					
						setting bit controllers	s [9:8] c s and bi e v-18 fu	on dev-1 t [8] on n 0 / b u	MSI function must be disabled by 18, fun-0, and dev-19, fun-0, OHCI dev-20, fun-5, OHCI controller. is-0, dev-19 fun 0
SATA	SATA USB SMBUS PATA AC97		AC97	HD	AUDIO	LPC	PCI	For register details refer to	
	Х								the sections check-marked
RTC	ACPI PM REG A-LINK I/O REG		X	IOAPIC			in the SP5100 Register Reference Guide		
									Reference Guide

6.11 EHCI Advance Asynchronous Enhancement

See section 6.22

6.12 EHCI Advance PHY Power Savings

ASIC	ASIC Rev Register Settings						Function/Comment				
SP5100 A	A11	EHCI_PCI_Co		Disables Advance PHy power saving for normal operation. This register bit defaults to '0' on power up. The BIOS should not program this register bit to 1 in both EHCI controllers. Bus-0, dev-18 fun 2 and Bus 0 dev-19 fun-2							
SP5100 A	\12	EHCI_PCI_Co		The BIOS EHCI con	should trollers.	progra	ower saving feature. m this register bit to 1 in both Bus 0 dev-19 fun-2				
SATA	ATA USB SMBUS PATA AC97 HI				HD	AUDIO	LPC	PCI	For register details refer to		
270	X	DM DE0	A 1 INII/	1/0 050		10.4510			the sections check-marked		
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	IOAPIC			in the SP5100 Register Reference Guide		

AMD SP5100 Register Programming Requirements

6.13 Enabling Fix for EHCI Controller Driver Yellow Sign Issue

ASIC	Rev	F		Function/Comment					
SP5100 A	A12	EHCI_PCI_Co		Enables the fix for the yellow sign issue observed when the HSET driver gets unloaded and the in box EHCI driver gets loaded.					
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details refer to
	X								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register
						Reference Guide			

6.14 Enabling Fix to Cover the Corner Case S3 Wake Up Issue

ASIC	Rev	F	Register Set	ings		Function/Comment				
SP5100 A	\12	OHCI 0_PCI_		Enables the fix to cover the corner case S3 wake up issue seen with some specific USB 1.1 keyboards.						
SATA	USB	SMBUS PATA		AC97	AC97 HD		LPC	PCI	For register details refer to	
RTC	ACPI	PM REG	A-LINK	I/O REG	Х	IOAPIC			the sections check-marked in the SP5100 Register	
									Reference Guide	

6.15 EHCI Async Park Mode

See section 6.20

6.16 MSI Feature in USB 2.0 Controller

ASIC Rev Register Settings						Function/Comment				
All Revs \$	SP5100	EHCI_PCI_C		MSI function For normal operation the MSI function should be disabled by setting the bit in both EHCI controllers. Bus-0, dev-18 fun 2 and Bus 0 dev-19 fun-2						
SATA	USB X ACPI	SMBUS PM REG	PATA A-LINK	AC97		O AUDIO	LPC	PCI	For register details refer to the sections check-marked in the SP5100 Register	
						•		·	Reference Guide	

AMD SP5100 Register Programming Requirements

6.17 EHCI Dynamic Clock Gating Feature

ASIC	Rev	F		Function/Comment					
All Revs S	SP5100	EHCI_BAR 0)		For normal operation, the clock gating feature must be disabled. At system reset, this bit is set to "1". So, BIOS needs to program this bit to "0". EHCl clock gating setting must be programmed in both the EHCl host controllers. Bus-0, dev-18 fun 2 and Bus 0 dev-19 fun-2					
SATA	USB	OMPUO PATA ACCT			ш	AUDIO	LPC	PCI	Car register details refer to
SAIA		SMBUS	PATA	AC97	חח	AUDIU	LPC	PCI	For register details refer to the sections check-marked
	X								
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register
									Reference Guide

6.18 USB 1.1 ISO OUT Devices/Speaker Noise

ASIC	Rev	ı	Register Sett	ings		Function/Comment			
SP5100 A14 and above		a. ABCFG b. OHCI0		Settings a and b are required for revision A14 and above to resolve the USB 1.1 speaker noise issue as described in A12 Errata item #8. The bits must be programmed in all three OHCI controllers: Bus-0 Dev-18 Func-0, Bus-0 Dev-19 Func-0, and Bus-0 Dev-20 Func-5.					
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to
	х								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register
			Х			•			Reference Guide.

6.19 USB Controller DMA Read Delay Tolerant

ASIC	Rev	F	Register Settings				Function/Comment			
SP5100 <i>A</i> above	A14 and					This bit should not be programmed by software. It should be left at hardware default setting of '0'. Setting this bit to may cause system hang due to long memory read delays that can occur when the system is in PM states or when other clients, such as integrated GFX, get higher priority to memory. Note: Bit 7 of both EHCI host controllers (Bus-0 Dev-18 Func-2, and Bus-0 Dev-19 Func-2) should be left at '0'.			It setting of '0'. Setting this bit to 1 due to long memory read delays system is in PM states or when egrated GFX, get higher priority to host controllers (Bus-0 Dev-18	
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details, refer to	
	Х								the sections check-marked	
RTC	C ACPI PM REG A-LINK I/O REG X		Х	IOAPIC			in the SP5100 Register Reference Guide.			

6.20 Async Park Mode

ASIC	Rev	ı	Register Set	tings			Func	tion/Comment
SP5100 A	All Revs	EHCI PCI_Co	onfig 0x50[23	3] = 1	by setting Bus-0 Dev If EHCI AI may not w	al opera the bit iv-18 Fur PM is er vork propay	tion, the in both I nc-2 and nabled, s perly. The pe able t	e APM function should be disabled EHCI controllers: I Bus 0 Dev-19 Func-2 some USB card reader devices he USB controller used on these to handle the short delay time
SP5100 above	A14 and	EHCI PCI_Co	EHCI PCI_Config 0x50[2] = 0				default; e disable nc-2.	a Mode function. BIOS should not program the ed in USB1 EHCI controller only. Func-2 is reserved and should not
SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details, refer to
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			the sections check-marked in the SP5100 Register Reference Guide.

6.21 Resume Reset Timing

ASIC	ASIC Rev Register Settings				Function/Comment				
SP5100 A14 and above		OHCI 0 PCI_(Set this bit to 1 on revision A14. This register setting is required to enable the Reset Timing feature. This feature will resolve the issue listed in A12 Errata (item #7). The bit must be programmed in both of the OHCI0 controllers: Bus-0 Dev-18 Func- 0 and Bus 0 Dev-19 Func-0					
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details, refer to
	Х								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register Reference Guide.
									3.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5

6.22 Disable Async QH Cache

ASIC Rev Register Settings						Function/Comment				
SP5100 A	P5100 A15 EHCI PCI Config 0x50[25] = 1				Disable Async QH/QTD Cache					
SATA	USB X	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	OAPIC			in the SP5100 Register Reference Guide.	

6.23 Advance Async Enhancement

ASIC	Rev	Re	egister Set	ttings			Functi	ion/Comment
SP5100 A	A12	EHCI PCI Co] = 1	For norm by setting Bus-0 De Enabling	Advance asynchronous enhancement function. For normal operation, the AAE function should be disabled by setting the bit in both EHCl controllers: Bus-0 Dev-18 Func-2 and Bus-0 Dev-19 Func-2 Enabling this function may cause USB 2.0 device to malfunction or be undetected.			
SP5100 A above	EHCI_PCI_Config 0x50[3] =1 EHCI PCI Config 0x50[28] = 0				performal connecte The bits r controller	ancemer nce whe d. must be	n more	4 and above will improve the USB than one USB device is nmed in both of the EHCI host d Bus-0 Dev-19 Func-2
SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details, refer to
	Х							the sections check-marked in the SP5100 Register
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			Reference Guide.

6.24 USB Periodic Cache Setting

ASIC	Rev	R	egister Set	tings		Function/Comment				
SP5100 <i>A</i>	A12	EHCI_PCI_Config 0x50[27] =1					Set this bit to 1 on revision A12 Should be done for non Windows OS only. The bit must be programmed in both of the EHCI host controllers: Bus-0 Dev-18 Func-2 and Bus 0 Dev-19 Func-2			
SP5100 <i>F</i> above		EHCI_PCI_Config 0x50[8] =1 EHCI_PCI_Config 0x50[27] =0				Clear bit 8 The bits n	3 or do r nust be s:	not prog	A14 and above ram if untouched after power up. nmed in both of the EHCI host d Bus 0 Dev-19 Func-2	
SATA	USB	SMBUS	PATA	AC97	Н	OAUDIO	LPC	PCI	For register details, refer to	
	Х								the sections check-marked in the SP5100 Register	
RTC	ACPI	PM REG	A-LINK	I/O REG	Х	IOAPIC			Reference Guide.	

6.25 USB PID_ERROR_CHECKING

ASIC	Rev	Register Settings					Function/Comment				
SP5100 A	3 - 1 - 1						Set this bit to enable the Error checking on PID Bus-0 Dev-18 Func-2 and Bus 0 Dev-19 Func-2				
SATA	USB	SMBUS	PATA	AC97	Н	AUDIO	LPC	PCI	For register details, refer to the sections check-marked		
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register Reference Guide.		

7 SATA: dev-17, func-0

7.1 Enabling SATA

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	Smbus_PCI_config 0xAC [8] = 1	Enables the SATA controller.

7.2 SATA Initialization

ASIC Rev	Re	egister Settings	Function/Comment						
All Revs SP5100	Smbus_PCI_cor	nfig 0xAC [28:26]	SATA interrupt mapping to PCI interrupt pins. These bits should be programmed by the BIOS for correct assignment of SATA interrupt mapping/						
	SATA_PCI_conf	ig 0x40 [0] = 0	This bit needs to be cleared to convert the subclass code register to read-only. Refer to section 7.6 for the SATA subclass programming sequence.						
	SATA_PCI_conf	ig 0x44 [0] = 1	Enables the SATA watchdog timer register prior to the SATA BIOS post. See Note.						
SP5100 A12	SATA_PCI_conf SATA_PCI_conf		Set bit 29 and 24 for A12. Bit 29 and 24 on A14 are cleared on power-up. These bits can be set to 0 or not programmed.						
SP5100 A14 and above	SP5100 A14 and SATA_PCI_config 0x40 [29] = 0 SATA_PCI_config 0x48 [24] = 0		Clearing bit 29 and 24 will enable the hardware to send the byte count updates during the AHCI mode PIO transfers to meet the SATA Specification. On A12, the byte count updates are not sent and the bit should be left as 0. The						
Restore the registe	ers on the followi	ng conditions:	feature is required only for certain vendor-specific diagnostics that check the updated byte counts status. The						
	ASIC R	evision	is no functional impact as the OS drivers do not check for the						
Restore after	A12	A14, A15	byte count during the PIO transfer but only after the transfer						
S 3	Yes	Yes	is completed. On both A12 and A14, the byte count is updated after the transfer is completed, even without this						
S4	Yes	No	feature enabled.						
Warm boot	Yes	No							
SP5100 A12	SATA_PCI_	_config 0x48 [21] = 1	Set bit 21 for A12						
			Bit 21 on A14 and above is cleared on power up. This bit						
SP5100 A14 and above Restore the registe	SATA_PCI_	_config 0x48 [21] = 0	can be set to 0 or not programmed. Clearing the bit will enable the compatibility feature. It allows the SATA controller to be able to handle the case where the device might follow COMWAKE with one Align						
	ers on the followi	ng conditions	instead of multiple Aligns as required normally. This is not a normal case for the devices, but was observed on one of						
	ASIC R	evision	the SATA devices during qualification.						
Restore after	A12	A14, A15							
S3	Yes	Yes							
S4	Yes	No							
Warm boot	Yes	No							

SP5100 A above	.14 and	SATA_PC	CI_config 0x48	8 [13:7] = 7'h 8 [14] = 0 (7F	above. Th	ese bits	enable	apply only to revision A14 and enhancements made in the A14				
		default) SATA_PC	SATA_PCI_config 0x48 [15] = 1					and above to address compatibility or minor spec violation issues seen in simulation. The SATA test/enhancement mode should be enabled by programming these registers to					
		be restore	d to 1 for A14	rom S3 and S		1s. The default power-up setting for these registers are 0							
SP5100 A above	SP5100 A14 and above SATA_PCI_config 0x48 [6] = 1						o activity Is due to by press	and the user in the ing the	bow the Activity LED to go off when a driver does not send additional tervention of the Vista OS boot F8 key). Applies to configuration in d to Slave Port in IDE mode.				
SP5100 A above	SP5100 A14 and Smbus_PCI_config 0xAC [13] = 0 above					programm	ning this gister is o 0 for A On resi	register 1. The 14 and	m S3 and S4				
All Revs S	SP5100	SATA_BA	AR5 + Port o	ffset + 0x10 :	=	This settir AMD IDE		•	when BIOS is using IDE to AHCI or .				
						register. F OS, BIOS	or all Sassand	ATA por write 1	software needs to write 1 to this ts that are going to be visible to the to bits [31:00] of the corresponding assing the control to the OS.				
All Revs S	All Revs SP5100 SATA_PCI_config 0x40 [23] = 1				Disable A This featu feature sh	ire is no	suppor	ted. For proper operation, this					
Note: The	system m	ay hang durir	ng post if this	register is no	t set	correctly.							
SATA	USB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details, refer to				
X RTC	ACPI	X PM REG	A-LINK	I/O REG	v	IOAPIC			the sections check-marked in the SP5100 Register				
RIC	ACPI	PIVI KEG	A-LINK	I/U KEG	X	IUAPIC			Reference Guide.				

7.3 Disabling SATA

ASIC	ASIC Rev Register Settings							Func	tion/Comment
All Revs S	Revs SP5100 Smbus_PCI_config 0xAC [8] = 0					Disables This shut			oller. ocks in the SATA controller.
		Smbus_PCI_config 0xAC [9] = 1					ng is ma	andatory	I2C interface. to prevent un-powered SATA ontroller protocol.
Note: Sor	ne board	designs may	choose to di	sable the SA	TA co	ntrollers t	o reduce	e power	consumption.
SATA	USB	SMBUS PATA AC97 HI				AUDIO	LPC	PCI	For register details refer to
		Х							the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIC	DAPIC			in the SP5100 Register
			<u> </u>						Reference Guide

7.4 Disabling Unused SATA Ports

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	SATA_PCI_config 0x40 [16] = 1	When set, SATA port0 is disabled, and port0 clock is shut down.
	SATA_PCI_config 0x40 [17] = 1	When set, SATA port1 is disabled, and port1 clock is shut down.
	SATA_PCI_config 0x40 [18] = 1	When set, SATA port2 is disabled, and port2 clock is shut down.
	SATA_PCI_config 0x40 [19] = 1	When set, SATA port3 is disabled, and port3 clock is shut down.
	SATA_PCI_config 0x40 [20] = 1	When set, SATA port4 is disabled, and port4 clock is shut down.
	SATA_PCI_config 0x40 [21] = 1	When set, SATA port5 is disabled, and port5 clock is shut down.

Note: Some board designs may choose to disable unused SATA ports to reduce power consumption.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
Х								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
								Reference Guide

7.5 SATA Subclass Programming Sequence

The SATA controller supports the following modes:

- IDE mode
- AHCI mode
- Raid mode

The SBIOS programs the subclass code and the interface register to enable the SATA controller to be represented as the IDE controller, the AHCI controller, or the Raid controller.

ASIC Rev		I	Register Set			Func	tion/Comment			
All Revs SP510	00	1. SATA_PCI	_config 0x40	[0] = 1		Enables the subclass code register (PCI config register 0Ah) and the program interface register (PCI config register 09h) to be programmable.				
		SATA_PCI. b) AHCI mod SATA_PCI_ SATA_PCI_ c) RAID mod SATA_PCI_	or _config 0x09 _config 0x0A e, or _config 0x09 : _config 0x0A	= 0x8f (defau = 0x01 = 0x01 = 0x06 = 0x00	ılt)		f the SA	TA con	p program the subclass code troller to be represented as the controller.	
		3. SATA_PCI	_config 0x40	[0]= 0		read-only The SBIC	register S is rec ass code	r. quired to	the subclass code register to be a complete this step to ensure that er be read-only (in order to be PCI	
SATA US	SB	SMBUS	PATA	AC97	HE	AUDIO	LPC	PCI	For register details refer to	
RTC AC	·DI	PM REG	A-LINK	I/O REG	V	IOAPIC			the sections check-marked in the SP5100 Register	
KTO AC)	TWINEG	A-LINK	I/O REG	^	IOAI IC			Reference Guide	

7.6 SATA PHY Programming Sequence

The SBIOS needs to program the SATA controllers in the following sequence. Performing this procedure gives enough time for the SATA controllers to correctly complete SATA drive detection. The SBIOS needs to do the same procedure after the system resumes back from the S3 state.

Note: This will be added once the silicon comes back for PHY fine tune value.

ASIC Rev		Register Set	tings				Function/Comment					
All Revs SP5100	1. SATA_PCI	_config 0x86	[15:0] = 0x20	000	SATA PHY global setting.							
	[31:0] = [31:0] = [31:0] = [31:0] = [31:0] = [31:0] =		GENII PH is for the eSATA ph settings the setting sh	IY settir Travelly orts, PC han the nould be CI_confi	ng enab board. Cl_config rest of the oxide	setting, pre-emphasis setting, and le setup for port [0~5] This setting Since its port0 and port1are g 0x88 and 0x8C have different the ports. For non-eSATA port, the 48016. For the Shinner board, 3C/90/94/98/9C [31:0] =						
	SATA_PCI_ SATA_PCI_ SATA_PCI_	config 0xA2 config 0xA4 config 0xA6 config 0xA8	[15:0] = 0xA0 [15:0] = 0xA0 [15:0] = 0xA0 [15:0] = 0xA0 [15:0] = 0xA0 [15:0] = 0xA0	9F 7A 7A 7A	for the Travelly board. Since its port0 and port1 are eSA ports, PCI_config 0xA0 and 0xA2 have different setting than the rest of the ports. For non-esata port, the setting should be 0xA07A. For the Shinner board,							
SATA USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details refer to the sections check-marked				
RTC ACPI	PM REG	A-LINK	I/O REG	XIC	OAPIC			in the SP5100 Register Reference Guide				

7.7 SATA Identification Programming Sequence for IDE Mode

7.7.1 SATA Drive Detection

The following sequence should be included in the SBIOS drive identification loop for SATA drives detection.

ASIC Rev	Register Settings	Function/Comment				
All Revs SP5100	1. If any of the SATA port status register SATA_BAR5 + 0x128 [3:0] = 0x3 SATA_BAR5 + 0x1A8 [3:0] = 0x3 SATA_BAR5 + 0x228 [3:0] = 0x3 SATA_BAR5 + 0x2A8 [3:0] = 0x3 SATA_BAR5 + 0x328 [3:0] = 0x3 SATA_BAR5 + 0x3A8 [3:0] = 0x3	SATA_BAR5 + 0x128h : port 0 status register SATA_BAR5 + 0x1A8h : port 1 status register SATA_BAR5 + 0x228h : port 2 status register SATA_BAR5 + 0x2A8h : port 3 status register SATA_BAR5 + 0x328h : port 4 status register SATA_BAR5 + 0x3A8h : port 5 status register SATA_BAR5 + 0x3A8h : port 5 status register SATA_bost and device serial interface communication is done and ready if the SATA port status register = 0x3.				
	Then set SATA_BAR0 + 0x6 = 0xA0 or SATA_BAR0 + 0x6 = 0xB0 or SATA_BAR2 + 0x6 = 0xA0 or SATA_BAR2 + 0x6 = 0xB0 or PATA_BAR0/2 + 0x6 = 0xA0 or PATA_BAR0/2 + 0x6 = 0xB0 or	for SATA controller primary master emulation for SATA controller primary slave emulation for SATA controller secondary master emulation for SATA controller secondary slave emulation for PATA controller primary/secondary master emulation for PATA controller primary/secondary slave emulation				
	Go to step (2). Else No drive is attached, exit the detection loop.	Otherwise, No SATA drive attached or SATA drive is not ready.				
	2. If SATA_BAR0 + 0x6 = 0xA0 and SATA_BAR0 + 0x7 [7] & [3] = 0 Or	SATA_BAR0 + 0x7[7] & [3] = 0 means primary master device ready				
	SATA_BAR0 + 0x6 = 0xB0 and SATA_BAR0 + 0x7[7] & [3] = 0	SATA_BAR0 + 0x7[7] & [3] = 0 means primary slave device ready				
	Or SATA_BAR2 + 0x6 = 0xA0 and SATA_BAR2 + 0x7[7] & [3] = 0	SATA_BAR2 + 0x7[7] & [3] = 0 means secondary master device ready				
	Or SATA_BAR2 + 0x6 = 0xB0 and SATA_BAR2 + 0x7[7] & [3] = 0 Or	SATA_BAR2 + 0x7[7] & [3] = 0 means secondary slave device ready				
	PATA_BAR0/2 + 0x6 = 0xA0 and PATA_BAR0/2 + 0x7[7] & [3] = 0 Or	PATA_BAR0/2 + 0x7[7] & [3] = 0 means primary /secondary master device ready				
	PATA_BAR0/2 + 0x6 = 0xB0 and PATA_BAR0/2 + 0x7[7] & [3] = 0	PATA_BAR0/2 + 0x7[7] & [3] = 0 means primary /secondary slave device ready				
	then the drive detection is completed	There is no SATA device attached on the port if time out occurs (see Note).				
	Else loop until 30s time out, drive detection fail					

Note: Most drives do not need 10s timeout. The 10s timeout is only needed for some particularly large capacity SATA drives, which require a longer spin-up time during a cold boot.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
Х								the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
								Reference Guide

7.8 Restoring SATA Registers after S3 Resume State

The following registers need to be restored by the SBIOS after S3 resume for the SATA controller.

ASIC Rev	ı	Register Set	tings				Func	tion/Comment	
All Revs SP5100	SATA_PCI_co				the subcla	ass cod be set. <i>i</i>	e registe After the	and Subclass code. To program er, SATA_PCI_config x40[0] e subclass is programmed, 0] needs to be reset.	
	SATA_PCI_c	onfig 0x44 [0	l		Enables t	he Wat	ch-dog t	timer for the all ports.	
SP5100 A12	SATA_PCI_c	onfig 0x40 [2	9]		Disables t	the testi	ng/enha	ncement mode.	
SP5100 A12	SATA_PCI_c	onfig 0x48 [2	4]		Disables t	the testi	ng/enha	ncement mode.	
SP5100 A12	SATA_PCI_c	onfig 0x48 [2	1]		Disables t	the testi	ng/enha	ncement mode.	
SP5100 A14 and above	SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co Smbus_PCI_o	onfig 0x48 [2: onfig 0x48 [2: onfig 0x48 [1:	4] 1] 5:9]		Enables the testing/enhancement mode.				
All Revs SP5100	SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co SATA_PCI_co	onfig 0x88 [2: onfig 0x8C [2: onfig 0x90 [2: onfig 0x94 [2: onfig 0x98 [2: onfig 0x9C [2: onfig 0xAO [1: onfig 0xA2 [1: onfig 0xA4 [1: onfig 0xA8 [1:	4:0] 4:0] 4:0] 4:0] 4:0] 4:0] 5:0] 5:0] 5:0] 5:0]		SATA PH	IY settin	g.		
All Revs SP5100	SATA_PCI_co		SATA Capability						
All Revs SP5100	Revs SP5100 SATA BAR5 + 0xF8[17:0]		SATA poi	rts indic	ation re	gisters.			
SATA USB	SMBUS	PATA	AC97	НС	AUDIO	LPC	PCI	For register details refer to	
X RTC ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			the sections check-marked in the SP5100 Register Reference Guide	

7.9 Internal and External SATA Ports Indication Registers

The following registers need to be programmed for eSATA ports

ASIC Rev		Register Set	tings				Func	tion/Commer	nt	
All Revs SP5100	For the ports ports. 1.PxCMD.ESI (logic 0).		Ü		(Hot Plug	Capabl e if the إ	le Port) port is u	ATA Port) and registers shown sed for Extern lity.	uld be pro	grammed
	2.PxCMD.HP	egister, write:			For iSATA Px.CMD.I	,		A) port(s), Px. logic 0.	CMD.HP	CP and
	Port0: SATA I Port1: SATA I Port2: SATA I Port3: SATA I	BAR5 + 0xF8 BAR5 + 0xF8 BAR5 + 0xF8	[1]=0 [2]=0 [3]=0		needs to	be set.	After the	ers, SATA_PO e subclass is p 0] needs to be	orogramm	
	Port4: SATA I Port5: SATA I				For exam Ports are			s configured	as eSATA	A, other
	For the ports			۹.	SATA BA	R5 + F8	3[17:12]	= 000001(b)		
	1.PxCMD.ESI To set the reg		set.		SATA BAR5 + F8[5:0] = 000000(b)					
	Port0: SATA I Port1: SATA I Port2: SATA I		PxCMD.E bit in the			ally exclusive	with PxCI	MD.HPCP		
	Port3: SATA I	BAR5 + 0xF8	[15]=1		In genera	l:				
	Port4: SATA I Port5: SATA I				If no E-SA HCAP.SX		ts in sys	stem then HC	AP.SXS=	0 else
	2.PxCMD.HP								ESP	HPCP
	To clear the re Port0: SATA I	•			eSATA (s	ignal or	nly conn	ector)	1	0
	Port1: SATA I Port2: SATA I				iSATA				0	0
	Port3: SATA I				PxCMD ESP located at:					
	Port4: SATA I Port5: SATA I				SATA BAR5+ port offset + 0x18[21]					
					PxCMD F	IPCP lo	cated a	t:		
	If any of the External Port,			Э	SATA BA	.R5+ po	rt offset	+ 0x18[18]		
	set. To set the SATA BAR5 -									
SATA USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For registe		
X RTC ACPL	PM REG	A-LINK	I/O REG	X	IOAPIC			the section in the SP51		
			.					Reference	-	

7.10 Aggressive Link Power Management

ALPM controls the HIPM functionality. The ALPM bit is also used by the SATA driver to enable HIPM and DIPM. Customers should check with the drive vendor to confirm if the SATA device being used is compatible and functional with HIPM and DIPM capability before enabling the ALPM.

HIPM and DIPM are supported in the SP5100. If the customer requires HIPM / DIPM support and gets confirmation from the drive vendors that the drivers they are supporting will enable HIPM, then this feature can be enabled. The following registers need to be programmed to disable the ALPM. **Note**: If the ALPM needs to be enabled, the following sequence should **NOT** be programmed.

Sequence to disable ALPM:

ASIC	Rev	Register Settings				Function/Comment			
All Revs S	P5100	1. SATA_PCI			Unlocks the configuration register so that HBA AHCI Capabilities Register can be modified.				
		2. SATA_BAF		Clearing this bit has the following effects. The Support-Aggressive-Link-Power-Management Capability is hidden from software in AHCI HBA Capabilities Register. As a result, software will not enable the HBA to aggressively enter power-saving (Partial/Slumber) mode. Once this bit is cleared, SATA BAR5 + 0x00[26] will be 0					
		3. SATA_PCI		Clears the bit to lock configuration registers so that AHCI HBA Capabilities register is read-only.					
SATA	USB	SMBUS	PATA	AC97 HD		AUDIO	LPC	PCI	For register details refer to
Х									the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	X	IOAPIC			in the SP5100 Register Reference Guide

7.11 SATA MSI and D3 Power State Capability

7.11.1 SATA MSI Settings

SATA controller does not support message based interrupts. The capability pointer offset needs to be re-programmed from its default setting to prevent the driver from enabling this feature.

7.11.2 D3 Power State Settings

SATA controller does not support D3 Power State if S1 is supported. The capability pointer offset needs to be re-programmed from its default setting to prevent the driver from enabling this feature.

7.11.3 Capability Pointer Settings

The following settings re-program the capability pointer to the recommended start of the capabilities table of supported features (hide MSI, and if S1 is supported, hide D3 state capability from driver/OS).

ASIC	Rev	Register Settings					Function/Comment			
All Revs SP5100					D3 power state is visible. (If S1 is not supported) MSI capability for SATA is hidden.					
All Revs S	All Revs SP5100 1. SATA_PCI_config 0x40 [0] = 1 2. SATA_PCI_config 0x34[7:0]=0x70 3. SATA_PCI_config 0x40 [0] = 0					D3 power state is hidden. (If S1 is supported) MSI capability for SATA is hidden.				
SATA	USB		SMBUS	PATA	AC97	AC97 HE		LPC	PCI	For register details, refer to
Х	_				-					the sections check-marked
RTC	ACPI	F	PM REG	A-LINK	I/O REG	Х	IOAPIC			in the SP5100 Register Reference Guide.

7.12 Disabling CCC (Command Completion Coalescing) Support

ASIC	Rev	ı		Function/Comment						
All Revs S	SP5100	1. SATA_PCI		Unlocks the configuration register so that HBA AHCI Capabilities register can be modified.						
		2. SATA_BAF	9] = 0					following effects: SATA BAR5 + 0x00[7] will be 0		
							d Comp	,	oalescing function will not be	
		3. SATA_PCI	_config 0x40	[0] = 0		Clears the bit to lock configuration registers so that AHCI HBA Capabilities register is read-only.				
SATA	USB	SMBUS	PATA	AC97	HD	AUDIO	LPC	PCI	For register details, refer to	
Х									the sections check-marked	
RTC	ACPI	PM REG	A-LINK	I/O REG	XI	IOAPIC			in the SP5100 Register Reference Guide.	
Register 0xFC[19] controls the CCC capability setting in register BAR5, offset 0 bit 7. Setting it to 0 will make CCC not visible to software. CCC is enabled by default, on power up. Default. BIOS should leave 0xFC[19] untouched for normal operation. The setting to disable should only be used if CCC needs to be disabled for specific platform configuration.										

8 LPC (bus-0, dev-20, fun-03)

8.1 Enabling/Disabling LPC Controller

ASIC	ASIC Rev Register Settings						Function/Comment				
All Revs SP5100 Smbus_PCI_config 0x64 [20] = 1 (default)				Enables the LPC controller.							
SATA	USB ACPI	SMBUS X PM REG	PATA A-LINK	I/O REG		OAPIC	LPC	PCI	For register details refer to the sections check-marked in the SP5100 Register Reference Guide		

8.2 Parallel Port ECP Mode Support

ASIC Rev	ı	Register Setti	ngs		Function/Comment					
All Revs SP5100	ECP+EPP)	IO 0x778 as address port is config 0x44 [0] config 0x44 [1]	s used:] = 1	the SBIOS i port.	For the parallel port to support ECP mode, or ECP+EPP mode the SBIOS needs to allocate 2 base addresses for the parallel port. base address 2 = base address 1 + 0x400					
	If IO 0x278 & IO 0x678 as ECP (or ECP+EPP) address port is used: LPC_PCI_config 0x44 [2] = 1 LPC_PCI_config 0x44 [3] = 1 If IO 0x3BC & IO 0x7BC as ECP (or ECP+EPP) address port is used: LPC_PCI_config 0x44 [4] = 1					controlle	ed by register bit 0, or bit 2, or bit 4. d by register bit 1, or bit 3, or bit 5. e both base addresses to properly			
SATA USE	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to			
				VIO ADIO	Х		the sections check-marked			
RTC ACF	I PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register Reference Guide			

9 IDE Controller (bus-0, dev-20, fun-01)

The SP5100 IDE controller supports single primary channel, even though resources of the secondary IDE channel are allocated by the in-box driver from the Microsoft operating system. Therefore the IDE programmable interface (IDE PCI config 0x09 bits [3:2]) is not recommended for modification.

9.1 Disable Second IDE MSI Capability

ASIC Rev Register Settings						Function/Comment				
All Revs SP5100 IDE PCI_config 0x63 [5]=0					Hide MSI capability pointer.					
SATA	USB	SMBUS PM REG	PATA X A-LINK	AC97		OAPIC	LPC	PCI	For register details refer to the sections check-marked in the SP5100 Register	
									Reference Guide	

9.2 Enable IDE Data Bus DD7 Pull-Down Resistor

	ASIC Rev Register Settings						Function/Comment			
All	All Revs SP5100		ACPI PMIO2		Enables IDE data bus DD7 internal pull down resistor at IO pad. This PD should be enabled whenever IDE controller enabled.					
						Note: If the FLASH controller is enabled or IDE DD& has external PD, then this register should not be set. Resume from S3 does not require to reset this bit.				
-	SATA	USB	SMBUS	PATA	AC97	HC	AUDIO	LPC	PCI	For register details refer to
				Х						the sections check-marked
	RTC	ACPI	PM REG	A-LINK	I/O REG	I/O REG X				in the SP5100 Register Reference Guide
				Х			OAUDIO	LPC	PCI	the sections check-mark in the SP5100 Register

10 HD Audio (bus-0, dev-20, fun-02)

10.1 Enabling/Disabling HD Audio

ASIC Rev Register Settings					Function/Comment				
All Revs S	SP5100	PM_IO 0x59[3] = 1 (default)			0 = Disables the HD Audio controller 1 = Enables the HD Audio controller				
SATA	USB	SMBUS	PATA	AC97 HD		AUDIO	LPC	PCI	For register details refer to
									the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	ΧI	OAPIC			in the SP5100 Register
		х							Reference Guide

10.2 HD Audio Interrupt Routing Table

ASIC Rev Register Settings								Fund	tion/Comment
All Revs SP5100					000 001 010 011 100 101	errupt r) = INT 1 = INT) = INT 1 = INT) = INT) = INT 1 = INT	TA# TB# TC# TD# TE# TF# TG#	able for	HD Audio:
SATA	USB	SMBUS	PATA	AC97	HD AU	DIO	LPC	PCI	For register details refer to
		X						the sections check-marked	
RTC	ACPI	PM REG	PM REG A-LINK I/O REG XI			PIC			in the SP5100 Register Reference Guide

10.3 Audio Port Configuration

This register controls the selection of ACZ_SDIN0/GPIO42, ACZ_SDIN1/GPIO43, ACZ_SDIN2/GPIO44, and AZ_SDIN3/GPIO46 pins to function as GPIO, AC97, or HD Audio signals.

ASIC Rev	Register Settings	Function/Comment
All Revs SP5100	Smbus_PCI_Config_Extend_Reg 0x00[1:0] = 01 (default)	Port 0 configuration for HD Audio/AC97/GPIO: 00 or 11 = GPIO 01 = no function 10 = HD Audio Note: Port 0 refers to the ACZ_SDIN0/GPIO42 pin.
All Revs SP5100	SMbus_PCI_config_Extend_Reg 0x00[3:2] = 01 (default)	Port 1 configuration for HD Audio/AC97/GPIO: 00 or 11 = GPIO 01 = no function 10 = HD Audio Note: Port 1 refers to the ACZ_SDIN1/GPIO43 pin.

All Revs SP5100	Smbus_PCI_Config_Extend_Reg 0x00[5:4] = 10 (default)	Port 2 configuration for HD Audio/AC97/GPIO: 00 or 11 = GPIO 01 = no function 10 = HD Audio Note: Port 2 refers to the ACZ_SDIN2/GPIO44 pin.
All Revs SP5100	Smbus_PCI_Config_Extend_Reg 0x00[7:6] = 10 (default)	Port 3 configuration for HD Audio/AC97/GPIO: 00 or 11 = GPIO 01 = no function 10 = HD Audio Note: Port 3 is the AZ_SDIN3/GPIO46 pin.

Note: The Smbus_PCI_Config_Extend_Reg are indirectly accessed registers that are accessed through Smbus_PCI_config xF8 (ExtendedAddrPort) and Smbus_PCI_config xFC (ExtendedDataPort). Refer to the *AMD SP5100 Register Reference Guide*, SMBUS section describing the PCI config xF8/FC details.

SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
		Х						the sections check-marked
RTC	ACPI	PM REG	A-LINK	I/O REG	XIOAPIC			in the SP5100 Register
								Reference Guide

Appendix A: Sample Codes for BIOS Workarounds

A1. Sample Code for SP5100 Erratum #11: "Enabling EHCI Dynamic Clock Gating May Cause Bug Code 0xFE System Error".

(Refer to section 6.17 "EHCI Dynamic Clock Gating Feature")

Note: This code is found in the SP5100 BIOS because SP5100 shares the same CIMx as the SB7xx. It has no relevance for the SP5100 but is included in case it shows up in a software debugging process.

The programming of the registers in this workaround needs to be done only during S5/S4 to S0 transitions. On resume from S3, these registers are not required to be re-programmed.

```
;Description:
; This sample code disables ECHI dynamic clock gating feature by clearing bit 12
; in the EHCI BAR (MMIO) Register Offset 0xBC.
;Requirement:
; 1. USB BARs must be programmed before executing this piece of code
; 2. es segment register should be set to base 0 and limit set to 4GB
pushad
;For EHCI controller 1 (Bus 0 Dev 0x12 Fun 2)
;read BAR address
mov eax, 080009210h
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
in eax, dx
cmp eax, 0
je EHCI1_BAR_NOT_SET
cmp eax, -1
je EHCI1_BAR_NOT_SET
;enable memory access
mov eax, 080009204h
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
in eax, dx
```

```
or al, 02h
out dx, eax
mov eax, 080009210h
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
in eax, dx
mov edi, eax
add edi, 0BCh
mov eax, es:[edi] ;es should be set to 0, and the segment limit should be set 0 to 4GB
and ax, 0EFFFh; clear BIT12
mov es:[edi], eax
EHCI1_BAR_NOT_SET:
;For EHCI controller 2 (Bus 0 Dev 0x13 Fun 2)
;read BAR address
mov eax, 080009A10h
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
in eax, dx
cmp eax, 0
je EHCI2_BAR_NOT_SET
cmp eax, -1
je EHCI2_BAR_NOT_SET
;enable memory access
mov eax, 080009A04h
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
in eax, dx
or al, 02h
out dx, eax
```

```
mov eax, 080009A10h
mov dx, 0CF8h
out dx, eax
mov dx, 0CFCh
in eax, dx

mov edi, eax
add edi, 0BCh
mov eax, es:[edi]; es should be set to 0, and the segment limit should be set 0 to 4GB
and ax, 0EFFFh; clear BIT12
mov es:[edi], eax

EHCI2_BAR_NOT_SET:
popad
```

End of Sample Code (Erratum # 11)

A2. Sample Code for SP5100 Erratum #23: "USB Wake on Connect/Disconnect with Low Speed Devices".

(Refer to section 6.2 "USB Device Support to Wake Up System from S3/S4 State")

```
The following workaround should be implemented in the platform BIOS to resolve the issue as described
in the SB7x0 Erratum #23.
This routine has to be put in the Sleep trap function.
USBConnectWorkaround PROC NEAR
; testing for EHCI wake event
;jmp $
       pushad
; Enabled Support USB Wake-Up event on Resume only
       mov
              dx, 0cd6h
              al, 065h
       mov
              dx, al
       out
              dx
       inc
              al, dx
       in
              al, BIT6
       or
       out
              dx, al
              dx, 824h
       mov
       in
              ax, dx
       or
              ax, bit11
       out
              dx, ax
; USB wake-up event.
; Enabled EHCI0 & BAR
       mov dx, (18 shl 3) + 2
                                          ; EHCI 0
       mov
              ah, 0c4h
       call
              read pci dword far
                                             ; Set back to D0 state
              ebx, 0fffffff0h
       and
              write_pci_dword_far
       call
       mov
              ah, 004h
              read_pci_dword_far
       call
       or
              ebx, 07h
                                            ; Enabled IO/Memory/Bus
              write_pci_dword_far
       call
              dx, (18 shl 3) + 2
       mov
              ah, 10h
                                           : Get Bar address
       mov
              read pci dword far
                                             ; in EBX
       call
       call USBWorkaroundForConnected
       mov
              dx, (18 shl 3) + 2
```

© 2012 Advanced Micro Devices, Inc.

Appendix A: Sample Codes for BIOS Workarounds

```
ah, 0c4h
       mov
              read_pci_dword_far
       call
              ebx, 03h
                                           ; Set to D3 state
       or
              write_pci_dword_far
       call
; Enabled EHCI1 & BAR
              dx, (19 shl 3) + 2
                                           ; EHCI 1
       mov
      mov
              ah, 0c4h
              read_pci_dword_far
                                            ; Set back to D0 state
       call
      and
              ebx, 0ffffff0h
              write_pci_dword_far
       call
      mov
              ah, 004h
      call
              read_pci_dword_far
              ebx, 07h
                                           ; Enabled IO/Memory/Bus
       or
              write_pci_dword_far
       call
              dx, (19 shl 3) + 2
       mov
              ah, 10h
                                           ; Get Bar address
       mov
                                            ; in EBX
              read_pci_dword_far
       call
            USBWorkaroundForConnected
       call
              dx, (19 shl 3) + 2
       mov
      mov
              ah, 0c4h
              read_pci_dword_far
       call
      or
              ebx, 03h
                                           : Set to D3 state
      call
              write_pci_dword_far
       popad
       ret
USBConnectWorkaround ENDP
USBWorkaroundForConnected PROC NEAR
       push
              0
       push
       pop
              es
       add
              ebx, 64h
                                           ; Get first USB port
       mov
              cx, 6
@@:
       mov
              eax, es:[ebx]
              eax, BIT13 + BIT0
                                            ; Check port empty or not
      test
      jnz
              SkipWR
      or
              eax, BIT13
                                           ; Set to OHCI
SkipWR:
              eax, BIT21+ BIT22
                                            ; Enabled wake by connected/disconnect
              es:[ebx], eax
      or
              ebx, 4
      add
       loop
              @b
       pop
              es
       ret
USBWorkaroundForConnected ENDP
End of Sample code (Erratum # 23)
```

Appendix B: Revision History

Date	Revisions	Description
July, 2012	3.02	Added new section 6.22 Disable Async QH Cache.
Dec 22, 2011	3.01	 Updated section 2.4 C-State and VID/FID Change. Added new section 2.6 MTC1e and FID VID Setting. Updated section 3.2 SPI Bus.
Nov, 2010	3.00	 Released as public version. Updated section 2.4 C-State and VID/FID Change: Added stutter time info for different conditions. Modified/combined previous section 2.26 and 2.27 to remove support for ASF, but indicating that SMBUS 1 can still be used as a master for SMBUS devices. Removed previous section 2.34 PM_TURN_OFF_MSG during ASF Shutdown. Merged previous section 2.42 Automatic Stutter Timer into section 2.5 Enable C1e Stutter Timer and Limit Link Disconnect to < 20 ms. Added section 2.40 Programmable Interrupt Controller Arbitration. Added section 2.41 HPET MSI Setting. Added section 2.42 SMAF Matching Setting. Updated section 6.19 USB Controller DMA Read Delay Tolerant. Added Disable AHCI enhancement to section 7.2 SATA Initialization. Updated section 7.11 SATA MSI and D3 Power State Capability to include that SATA MSI capability is not supported. Update section 9.1 Disable Second IDE MSI Capability.
Sep 11, 2009	2.13	 Changed heading of section 2.36 from "SMBUS Write Sequence" to "SMBUS Sequence" implying it now applies to both Read and Write. Also added recommended time out of 1 ms or greater. Updated section 2.38 Unconditional Shutdown - clarified how to write to register Added new section 2.43 LDT_PWRGD De-assertion with SLP_S3#.
July15, 2009	2.12	 Removed section 1.2 "Feature List". Updated section 2.5 "Enable C1e Stutter Timer and Limit Link Disconnect to < 20 ms" Added section 2.6 "C1e Exit on Assertion of IDLE Exit# (for A15 Only)". Added section 2.7 "Support for Entering C1e on HALT# Message (for a15 Only)". Updated section 2.32 "Alternate Pin for 14 MHz Clock Input". Added section 2.40 "Supporting IDLE_EXIT# from CPU". Added section 2.41 "Supporting HALT Message to Generate C1e". Added section 2.42 "Automatic Stutter Timer". Removed previous section 7.12 "Flash Controller" and section 7.13 "Restoring FC Registers after S3 Resume State".
June 04, 2009	2.11	 Updated section 2.4 "C-State and VID/FID Change" to cover new generation CPU. Added new section 2.5 "Enable C1e Stutter Timer to Limit Link Disconnect to < 16 ms" Updated section 6.2 "USB Device Support to Wake Up System from S3/S4 State". Moved section 6.17.1 "Sample Code for the Workaround Described in SB7xx Erratum #11" into new Appendix A. Section 7.2 "SATA Initialization": Added a new setting to the end of the table. Removed original section 7.4 "SATA Power Saving" since the block level power saving function in SB7x0 is built-in and the register SMBUS_0xAC[13] is not for this purpose. Updated section 7.9 "Internal and External SATA Ports Indication Registers": Added description of internal SATA (iSATA) port(s). Added new Appendix A: Sample Codes for BIOS Workarounds.
April 29, 2009	2.10	General edits.Corrected section 7.4 "SATA Power Saving"

April 27, 2009	 Added ASIC revision A15 settings. General replacement of "A14" with "A14 and above". Section 2.4 "C-State and VID/FID Change ": Updated description for PM_IO 0x8B. Section 2.16 "PCIe® Native Mode": Changed setting from 1 to 0 for PM_IO 0x84[1]; added suggested settings. Updated section 2.20 "IMC Access Control" Updated section 2.28 "Revision ID". Added new section 2.34 "Software Clock Throttle Period". Added new section 2.35 "Unconditional Shutdown". Added new section 2.36 "Watchdog Timer Resolution" Updated section 4.16 "SMI IO Write". Added new section 4.17 "Reset CPU on Sync Flood". Added new section 4.18 "Enabling Posted Pass Non-Posted Downstream". Added new section 4.19 "Enabling Posted Pass Non-Posted Upstream". Added new section 6.20 "64-bit Non-posted Memory Write". Updated new section 6.20 "Async Park Mode". Added new section 6.24 "USB PID_Error_Checking". Updated section 7.9 "Restoring SATA Registers after S3 Resume State" with 2 new settings for SATA Capability. Section 7.10 "External SATA Ports Indication Registers": Added definition of HCAP.SXS and Set Px.CMD.HPCP=0 for iSATA. Changed title of section 7.12 from "SATA MSI Capability" to "SATA MSI and D3 Power State Capability" and updated the section.
Feb 09, 2009	 Updated section 2.4, "C-State and VID/FID Change": Distinguished StutterTime for Family 10h and non-10h CPUs. Updated section 2.13, "Legacy DMA Pre-fetch Enhancement": Added 2 new settings. Updated section 2.16, "PCIE Native Mode": Changed setting for PM_IO 0x84 [1] from 0 to 1. Updated section 2.28, "Revision ID": Corrected applicable ASIC revision to A12 and added Rev ID for A14. Added section 2.29, "Alternate Pin for 14 MHz Clock Input". Added section 2.30, "Gevent2 as GPIO." Added section 2.31, "PM_TURN_OFF_MSG during ASF Shutdown." Added section 2.32, "SMBUS Block Write Filtering." Added section 4.15, "Selecting LPC FRAME# Assertion Timing Power-up." Updated section 6.1, "Enabling/Disabling OHCl and EHCl Controllers" to correct the ECHI Enable bit assignments. Updated section 6.10, "OHCl MSI Function Setting": Corrected heading, and corrected applicable ASIC Revision to "All Revs SP5100" Updated section 6.11: "EHCl Advance Asynchronous Enhancement": Added A14 setting for enabling AEE function. Updated section 6.15, "EHCl Async Park Mode": Added settings for enabling async park mode for A14. Added section 6.17.1"Sample Code for the Workaround Described in SB7xx Erratum #11 (ERN # ERRA12011). Added section 7.2, "SATA Initialization." Updated section 7.3, "Disabling SATA." Added section 7.9, "Restoring SATA Registers after S3 Resume State": Updated section 7.9, "Restoring SATA Registers after S3 Resume State": Updated section 7.11, "Fanbling SATA." Added section 7.11, "SATA Power Saving." Updated section 7.11, "SATA MSI Capability": Updated section 7.12, "SATA MSI Capability": Updated section 7.13, "Flash Controller" by adding a note to indicate FC is not supported at platform level. Added section 9.1, "Disabling IDE MSI Capability": Added setting for making MSI capability visible.

September 11, 2008	2.07	 Replaced codename SB700S with SP5100 throughout the document. Added section 2.2: Unblocked SMI command port. Replaced previous section 2.9: Enabling IRQ1/12 Filtering with new section 2.10: Interrupt Routing/Filtering. Removed previous section 2.28: Reverting USBCLK/14M_25M_48M_OSC Back to A11 Mode. Added new section 2.29: SMBus Write Sequence. Updated section 4.12: Enabling AB and BIF Clock Gating. Changed setting for ABCFG 0x54[24] to 0. Added section 6.16: MSI Feature in USB 2.0 Controller. Added section 6.17, EHCI Dynamic Clock Gating Feature. Added section 7.9: Disabling Aggressive Link Power Management. Added section 7.10: Disabling SATA MSI Capability.
March 05, 2008	1.02	 Updated section 2.9: Enabling IRQ1/12 Filtering by updating the description for register setting Smbus_PCI_config 0x62 [1:0]. Added section 6.15: EHCI Async Park Mode.
February 08, 2008	1.01	 Updated section 2.15: PCIe Native Mode by updating the descriptions and adding registers to the PCIe Native Mode table. Added section 2.16: Hardware Monitor. Added section 2.17: Cir Interrupt Config. Added section 2.18: SM Pci Config. Added section 2.19: IMC Access Control Added section 2.20: CPU Reset. Added section 3: LPC Controller (bus-0, dev-20, fun-3). Updated section 4.15: SMI IO Write by changing the title of this section and by updating the register description. Added section 7.8: External SATA Ports Indication Registers.
May 07, 2007	1.00	Initial OEM release.