H8SCM: Difference between revisions

From 15h.org
Jump to navigation Jump to search
← Older edit
Visual
No edit summary
 
Line 43: Line 43:


== Board Components ==
== Board Components ==
=== Socket C32 ===
{{Excerpt|Socket C32|inline=yes|bold=yes}}
==== AMD Opteron 4100 Series ====
{{Excerpt|AMD Opteron 4100 Series|inline=yes|bold=yes}}
==== AMD Opteron 4200 and 4300 Series ====
{{Excerpt|AMD Opteron 4200 and 4300 Series|inline=yes|bold=yes}}
=== AMD SR5650 ===
=== AMD SR5650 ===
{{Excerpt|AMD SR5650|inline=yes|bold=yes}}
{{Excerpt|AMD SR5650|inline=yes|bold=yes}}

Latest revision as of 18:15, 31 March 2025

H8SCM
Overview
Introduced2010
ManufacturerSuperMicro
Specifications
Socket1x C32
NorthbridgeAMD SR5650
SouthbridgeAMD SP5100
Super I/OWinbond W83527HG
BMCNuvoton WPCM450
BMC Flash LocationOnboard
Memory4 slots (2 channels) DDR3-1600 ECC RDIMM/UDIMM, up to 128GB
BIOS Flash2 MiB soldered SOIC-8 (W25Q16V)
Form Factoru-ATX
Power Inputs1x 8-pin EPS
Expansion Slots
  • PCIe Gen2 x16 (electrically x8)
  • PCIe Gen2 x8
  • PCIe Gen2 x8 (electrically x4)
  • 32-bit Legacy PCI
Onboard Peripherals
Graphics AdapterMatrox G200eW
Network Interface2x Intel 82574L Gigabit
Storage ControllerSP5100's SATA2 (3.0 Gbps)
USB ControllerSP5100's onboard USB 2.0
Serial InterfaceOne external, one internal
Audio InterfaceNone

The H8SCM motherboard is highly supported by coreboot-15h.

Board Variants

H8SCM

Release
Notes
Download Options
2025.04.28-v4.11-34811b78c48
  • Fixed support for rev 1.02 motherboards
  • Added support for UDIMM and LRDIMM memory
  • Updated config
    • RAM interleaving is only enabled for channels, not bank nor nodes
  • SeaBIOS + uCode + VGA-OpROMs
2025.03.08-v4.11-9f78cb25cd
  • Updated config
    • Onboard VGA is no longer primary by default
  • SeaBIOS + uCode + VGA-OpROMs
2025.02.23-v4.11-583f5e6a34
  • Initial v4.11 AGESA release
    • Microcode Updated
    • Added fan control
    • Various AGESA bugs fixed
  • SeaBIOS + uCode + VGA-OpROMs

H8SCM-F

The H8SCM-F is identical to the H8SCM, but has an onboard BMC. It is compatible with the coreboot image for the H8SCM, but it is not known whether the onboard BMC will operate. The "JPB1" motherboard jumper can be used to disable the onboard BMC, effectively turning the H8SCM-F into the H8SCM.

Board Diagrams

Board Components

Socket C32

Socket C32 is compatible with AMD Opteron 4000 series processors. All compatible CPUs contain a single NUMA node. CPU coolers designed for Socket F are compatible with Socket C32.

AMD Opteron 4100 Series

Processors in the AMD Opteron 4100 Series were designed with the K10 microarchitecture and are compatible with the C32 socket.

Official Source Code and Documentation

AMD Opteron 4200 and 4300 Series

Processors in the AMD Opteron 4200 and 4300 Series were designed with the Bulldozer (4200 series) and Piledriver (4300 series) microarchitectures and are compatible with the C32 socket.

Official Source Code and Documentation

AMD SR5650

The AMD SR5650, previously known as RD870S, is a powerful system logic designed for the server/workstation platform. The SR5650 boasts 26 PCI Express® (PCIe®) lanes, with 22 lanes dedicated to external PCIe devices and 4 for the A-Link Express II interface to AMD's Southbridges like the SP5100 (formerly SB700S). The chipset is also equipped with the latest HyperTransportTM 3 and PCIe Gen 2 technologies, delivering exceptional performance in a compact 29mm x 29mm package.[1]

Official Source Code and Documentation

AMD SP5100

The AMD SP5100 is a versatile Southbridge designed to complement AMD's server Northbridges, integrating essential I/O, communication, and other features for advanced server platforms into a single device. [2]

Official Source Code and Documentation

Nuvoton WPCM450

The Nuvoton WPCM450, or simply the WPCM450, is a BMC chip used in the SuperMicro family of boards containing the "-F" suffix. Multiple vendors shipped the WPCM450 with Linux, making it feasible to build an open source replacement for the original BMC firmware[3][4][5]. 3rd party documentation and tools have been developed by neuschaefer and are available on github.

Flashing Firmware

To switch from the stock firmware to coreboot, external flashing is required.

Flash Chip Location

The flash chip is located above the circular CMOS battery slot.

Flash Chip Orientation

The circle marking the location of pin 1 is highlighted red in the above image. The circle is a subtle indentation on the chip that can be seen with the aid of a flashlight.

Flashing Example

A CH341a programmer can be used to flash coreboot onto the H8SCM.


User Builds

References

  1. ↑ https://theretroweb.com/chips/5698
  2. ↑ https://theretroweb.com/chips/5699
  3. ↑ https://github.com/neuschaefer/linux/tree/vendor/wpcm450-aten
  4. ↑ https://github.com/neuschaefer/linux/tree/vendor/wpcm450-ami
  5. ↑ https://github.com/neuschaefer/linux/tree/vendor/dell-idrac6-1.70
Retrieved from "https://15h.org/index.php?title=H8SCM&oldid=1135"